Skip to content

Commit 5284a47

Browse files
committed
llvm: switch to native f16 IR type for all hexagon targets
This was fixed in LLVM 21, in particular for targets older than v68.
1 parent 1638f46 commit 5284a47

File tree

2 files changed

+1
-3
lines changed

2 files changed

+1
-3
lines changed

lib/compiler_rt/common.zig

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -123,6 +123,7 @@ pub fn F16T(comptime OtherType: type) type {
123123
.thumbeb,
124124
.aarch64,
125125
.aarch64_be,
126+
.hexagon,
126127
.loongarch32,
127128
.loongarch64,
128129
.nvptx,
@@ -135,7 +136,6 @@ pub fn F16T(comptime OtherType: type) type {
135136
.spirv32,
136137
.spirv64,
137138
=> f16,
138-
.hexagon => if (builtin.target.cpu.has(.hexagon, .v68)) f16 else u16,
139139
.x86, .x86_64 => if (builtin.target.os.tag.isDarwin()) switch (OtherType) {
140140
// Starting with LLVM 16, Darwin uses different abi for f16
141141
// depending on the type of the other return/argument..???

src/codegen/llvm.zig

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -12850,8 +12850,6 @@ fn backendSupportsF16(target: *const std.Target) bool {
1285012850
// https://github.com/llvm/llvm-project/issues/97981
1285112851
.csky,
1285212852
// https://github.com/llvm/llvm-project/issues/97981
12853-
.hexagon,
12854-
// https://github.com/llvm/llvm-project/issues/97981
1285512853
.powerpc,
1285612854
.powerpcle,
1285712855
.powerpc64,

0 commit comments

Comments
 (0)