Skip to content

Conversation

@DerekSnell
Copy link
Contributor

@DerekSnell DerekSnell commented May 30, 2024

Combines SRAMs 0-2, increasing the default SRAM size to 64KB for apps.

Example app and more details using these SRAM arrays provided at Example leveraging all the SRAM in NXP LPC5500 devices.

Enable linker to allocate to these SRAM regions.

Signed-off-by: Derek Snell <derek.snell@nxp.com>
danieldegrasse
danieldegrasse previously approved these changes May 30, 2024
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Nit here- commit message should be a bit more descriptive, maybe something like the following:

`boards: nxp: lpcxpresso55s16: Combine SRAMs 0-2

Copy link
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Good catch, @danieldegrasse
I updated the commit message as you suggested. Thanks

@danieldegrasse danieldegrasse dismissed their stale review May 30, 2024 16:13

Missed issue with commit message

Combine into single memory region to enable larger data needs.

Signed-off-by: Derek Snell <derek.snell@nxp.com>
@DerekSnell DerekSnell force-pushed the lpc55s16_combine_srams branch from 00ec52d to e97f688 Compare May 30, 2024 19:39
@dleach02 dleach02 added the Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc. label May 30, 2024
@henrikbrixandersen henrikbrixandersen merged commit fd20de5 into zephyrproject-rtos:main May 31, 2024
@DerekSnell DerekSnell deleted the lpc55s16_combine_srams branch May 31, 2024 13:00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: Boards platform: NXP NXP Trivial Changes that can be reviewed by anyone, i.e. doc changes, minor build system tweaks, etc.

Projects

None yet

Development

Successfully merging this pull request may close these issues.

5 participants