Skip to content

Commit d87ac35

Browse files
soburisoburi
committed
boards: riscv: Add support for WCH CH32V307V-EVT-R1 board
Add a basic support for WCH CH32V307V-EVT-R1. Signed-off-by: TOKITA Hiroshi <tokita.hiroshi@gmail.com>
1 parent 23aebb6 commit d87ac35

File tree

10 files changed

+266
-0
lines changed

10 files changed

+266
-0
lines changed

‎boards/riscv/ch32v307v_evt_r1/Kconfig.board‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# Copyright (c) 2022 TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
config BOARD_CH32V307V_EVT_R1
5+
bool "WCH CH32V307V_EVT_R1"
6+
depends on SOC_CH32V307

‎boards/riscv/ch32v307v_evt_r1/Kconfig.defconfig‎

Lines changed: 10 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,10 @@
1+
# WCH CH32V307V_EVT_R1 Board Configuration
2+
3+
# Copyright (c) 2022 TOKITA Hiroshi <tokita.hiroshi@gmail.com>
4+
5+
if BOARD_CH32V307V_EVT_R1
6+
7+
config BOARD
8+
default "ch32v307v_evt_r1" if BOARD_CH32V307V_EVT_R1
9+
10+
endif # BOARD_CH32V307V_EVT_R1

‎boards/riscv/ch32v307v_evt_r1/board.cmake‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright (c) 2022 TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
# It seems the 'reset run' command make flash failure.
5+
# Call 'reset halt', 'resume', and 'shutdown' before
6+
# 'reset run' to workarounds.
7+
board_runner_args(openocd "--cmd-post-verify=ch32v307v-shutdown")
8+
9+
include(${ZEPHYR_BASE}/boards/common/openocd.board.cmake)

‎boards/riscv/ch32v307v_evt_r1/ch32v307v_evt_r1-pinctrl.dtsi‎

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
/*
2+
* Copyright (c) 2022 TOKITA Hiroshi
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
#include <dt-bindings/pinctrl/ch32v30xxx-pinctrl.h>
7+
8+
&pinctrl {
9+
usart1_default: usart1_default {
10+
group1 {
11+
pinmux = <USART1_TX_PA9_NORMP>, <USART1_RX_PA10_NORMP>;
12+
};
13+
};
14+
};

‎boards/riscv/ch32v307v_evt_r1/ch32v307v_evt_r1.dts‎

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
/*
2+
* Copyright (c) 2022 TOKITA Hiroshi <tokita.hiroshi@gmail.com>
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/dts-v1/;
8+
#include <wch/ch32v307x.dtsi>
9+
#include "ch32v307v_evt_r1-pinctrl.dtsi"
10+
11+
/ {
12+
model = "WCH CH32V307V_EVT_R1";
13+
compatible = "wch,ch32v307v_evt_r1";
14+
15+
chosen {
16+
zephyr,console = &usart1;
17+
zephyr,shell-uart = &usart1;
18+
zephyr,sram = &sram0;
19+
zephyr,flash = &flash0;
20+
};
21+
22+
leds {
23+
compatible = "gpio-leds";
24+
/*
25+
* LED1 and LED2 exists on J3 connector.
26+
* But the pin not connecting to any GPIO pins,
27+
* you need to connect LED1 pin to any GPIO pin.
28+
* This configuration is assuming that LED1 is
29+
* connected to PB13, which corresponding to
30+
* the Arduino's LED pin.
31+
*/
32+
led1: led1 {
33+
gpios = <&gpiob 13 GPIO_ACTIVE_HIGH>;
34+
label = "LED1";
35+
};
36+
};
37+
38+
aliases {
39+
led0 = &led1;
40+
};
41+
};
42+
43+
&usart1 {
44+
status = "okay";
45+
current-speed = <115200>;
46+
pinctrl-0 = <&usart1_default>;
47+
pinctrl-names = "default";
48+
};
49+
50+
&gpiob {
51+
status = "okay";
52+
};

‎boards/riscv/ch32v307v_evt_r1/ch32v307v_evt_r1.yaml‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
identifier: ch32v307v_evt_r1
2+
name: ch32v307v_evt_r1
3+
type: mcu
4+
arch: riscv32
5+
toolchain:
6+
- zephyr
7+
- xtools
8+
flash: 256
9+
ram: 64

‎boards/riscv/ch32v307v_evt_r1/ch32v307v_evt_r1_defconfig‎

Lines changed: 17 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,17 @@
1+
# WCH CH32V307V_EVT_R1 Board Configuration
2+
#
3+
# Copyright (c) 2022 TOKITA Hiroshi <tokita.hiroshi@gmail.com>
4+
#
5+
# SPDX-License-Identifier: Apache-2.0
6+
7+
CONFIG_SOC_SERIES_CH32V30X=y
8+
CONFIG_SOC_CH32V307=y
9+
CONFIG_BOARD_CH32V307V_EVT_R1=y
10+
11+
CONFIG_SERIAL=y
12+
CONFIG_UART_INTERRUPT_DRIVEN=n
13+
14+
CONFIG_CONSOLE=y
15+
CONFIG_UART_CONSOLE=y
16+
17+
CONFIG_GPIO=y

‎boards/riscv/ch32v307v_evt_r1/doc/img/ch32v307v_evt_r1.jpg‎

74.7 KB
Loading

‎boards/riscv/ch32v307v_evt_r1/doc/index.rst‎

Lines changed: 124 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,124 @@
1+
.. _ch32v307v_evt_r1:
2+
3+
WCH CH32V307V EVT R1
4+
####################
5+
6+
.. image:: img/ch32v307v_evt_r1.jpg
7+
:align: center
8+
:alt: ch32v307v_evt_r1
9+
10+
Overview
11+
********
12+
13+
The WCH CH32V307V-EVT-R1 is a fully-featured development board.
14+
The board has FPU supported RISC-V processor, USB, Ethernet,
15+
and various and many basic peripherals.
16+
17+
- `CH32V307V Page <http://www.wch-ic.com/products/CH32V307.html?>`_
18+
- `CH32V307V Datasheet Download Page <http://www.wch-ic.com/downloads/CH32V20x_30xDS0_PDF.html>`_
19+
- `CH32V307V Reference Manual Download Page <http://www.wch-ic.com/downloads/CH32FV2x_V3xRM_PDF.html>`_
20+
- `QingKe V4 Processor Manual Download Page (Chinese) <https://www.wch.cn/downloads/QingKeV4_Processor_Manual_PDF.html>`_
21+
- `GitHub Page (Firmware, board schematics, ...) <https://github.com/openwch/ch32v307>`_
22+
23+
Hardware
24+
********
25+
26+
- FPU supported 144MHz RISC-V processor
27+
- 64KB SRAM/256KB Flash
28+
- 80 x I/O ports
29+
- 3 x USART, 5 x UART
30+
- 2 x ADC(16 channel)
31+
- 2 x I2C
32+
- 3 x SPI
33+
- 2 x I2S
34+
- 2 x CAN
35+
- 2 x 12-bit DAC
36+
- 2 x basic 16-bit timer
37+
- 4 x universal 16-bit timer
38+
- 4 x advanced 16-bit timer
39+
- 1 x RTC
40+
- 1 x SysTick
41+
- 2 x Watchdog timer
42+
- 2 x DMA
43+
- 4 x Applifier
44+
- 1 x True random number generator
45+
- 1 x Digital Video Port
46+
- 1 x SDIO
47+
- 1 x USBFS(OTG)
48+
- 1 x USBHS
49+
- 1 x ETH(Gigabit Ethernet controller)
50+
51+
Supported Features
52+
==================
53+
54+
The board configuration supports the following hardware features:
55+
56+
.. list-table::
57+
:header-rows: 1
58+
59+
* - Peripheral
60+
- Kconfig option
61+
- Devicetree compatible
62+
* - WCH QingKe SysTick
63+
- :kconfig:option:`CONFIG_WCH_QINGKE_SYSTICK`
64+
- :dtcompatible:`wch,qingke-systick`
65+
* - WCH PFIC Interrupt Controller
66+
- :kconfig:option:`CONFIG_WCH_PFIC`
67+
- :dtcompatible:`wch,pfic`
68+
* - GPIO
69+
- :kconfig:option:`CONFIG_GPIO`
70+
- :dtcompatible:`gd,gd32-gpio`
71+
* - USART
72+
- :kconfig:option:`CONFIG_SERIAL`
73+
- :dtcompatible:`gd,gd32-usart`
74+
75+
Serial Port
76+
===========
77+
78+
The USART1 connects to the P9 USB connector via WCH-Link.
79+
Connect the USB connecter and launch a terminal application on your PC
80+
to show the UART message.
81+
82+
Onboard LED
83+
===========
84+
85+
The board has two onboard LEDs. But these are not connected to any GPIO pin.
86+
You need to connect the LED pin with any GPIO pin in connectors to light it.
87+
The default configuration uses PB13, the Arduino LED pin, as the LED pin.
88+
89+
Programming and debugging
90+
*************************
91+
92+
Building & Flashing
93+
===================
94+
95+
You'll need OpenOCD with WCH CH32V series support to upload the application
96+
to the device. First, download the binaries for your OS from the
97+
`MounRiver Studio download page <http://mounriver.com/download>`_.
98+
(MounRiver Studio contains WCH CH32V supported OpenOCD binaries.)
99+
100+
The Zephyr SDK uses a bundled version of OpenOCD by default. You can
101+
overwrite that behavior by adding the
102+
``-DOPENOCD=<path/to/riscv-openocd/bin/openocd>``
103+
parameter when building:
104+
105+
Here is an example of building the :ref:`blinky-sample` application.
106+
107+
.. zephyr-app-commands::
108+
:zephyr-app: samples/basic/blinky
109+
:board: ch32v307v_evt_r1
110+
:goals: build flash
111+
:gen-args: -DOPENOCD=<path/to/riscv-openocd/bin/openocd>
112+
113+
Debugging
114+
=========
115+
116+
You can debug an application in the usual way. Here is an example for the
117+
:ref:`blinky-sample` application.
118+
119+
.. zephyr-app-commands::
120+
:zephyr-app: samples/basic/blinky
121+
:board: ch32v307v_evt_r1
122+
:maybe-skip-config:
123+
:goals: debug
124+
:gen-args: -DOPENOCD=<path/to/riscv-openocd/bin/openocd>

‎boards/riscv/ch32v307v_evt_r1/support/openocd.cfg‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
# Copyright (c) 2022 TOKITA Hiroshi <tokita.hiroshi@gmail.com>
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
adapter driver wlink
5+
6+
wlink_set
7+
8+
adapter speed 2000
9+
10+
set _CHIPNAME riscv
11+
jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x00001
12+
13+
set _TARGETNAME $_CHIPNAME.cpu
14+
15+
target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
16+
$_TARGETNAME.0 configure -work-area-phys 0x80000000 -work-area-size 10000 -work-area-backup 1
17+
set _FLASHNAME $_CHIPNAME.flash
18+
19+
flash bank $_FLASHNAME wch_riscv 0x00000000 0 0 0 $_TARGETNAME.0
20+
21+
proc ch32v307v-shutdown {} {
22+
reset halt
23+
resume
24+
shutdown
25+
}

0 commit comments

Comments
 (0)