Skip to content

gcc/arc: Fix for 32-bit arc shift without barrel shifter #926

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 7 commits into
base: ci_enhancements
Choose a base branch
from

Conversation

keith-packard
Copy link
Collaborator

No description provided.

These got left out of the gcc 14.2 patch series.

Signed-off-by: Keith Packard <keithp@keithp.com>
When building a multilib-space toolchain, disable C++ exceptions in
libstdc++ for the -Os variants.

Signed-off-by: Keith Packard <keithp@keithp.com>
Move picolibc forward to include patches that eliminate exception
table entries for the arm asm code.

Signed-off-by: Keith Packard <keithp@keithp.com>
When we're using C++ exceptions, we need to use the full version of
libstdc++ that includes exception support. With multilib-space, that
means using the -O2 version instead of the -Os version.

Signed-off-by: Keith Packard <keithp@keithp.com>
Add CT_MULTILIB_SPACE=y to the common configuration.

Signed-off-by: Keith Packard <keithp@keithp.com>
32-bit arc devices without a barrel shifter end up using a sequence of
instructions. These can use the condition codes and/or loop count
register, so those need to be marked as 'clobbered'.

Signed-off-by: Keith Packard <keithp@keithp.com>
@keith-packard keith-packard changed the title Arc nobs shift gcc/arc: Fix for 32-bit arc shift without barrel shifter May 24, 2025
@nashif
Copy link
Member

nashif commented May 26, 2025

@abrodkin FYI

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants