Skip to content

RISC-V: Add base instruction set multilibs #5

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 1 commit into from
Jun 28, 2022
Merged

RISC-V: Add base instruction set multilibs #5

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
40 changes: 36 additions & 4 deletions gcc/config/riscv/t-zephyr
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,21 +1,37 @@
# Multilib target configurations
MULTILIB_SRC_ARCH = rv32im_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32imc_zicsr_zifencei
MULTILIB_SRC_ARCH = rv32i_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32im_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32ima_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32imac_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32imafc_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32imafd_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32imafdc_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32imc_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32ia_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32iac_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32ic_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32g
MULTILIB_SRC_ARCH += rv32gc
MULTILIB_SRC_ARCH += rv32e_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32em_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32ema_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32emc_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32emac_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32ea_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32eac_zicsr_zifencei
MULTILIB_SRC_ARCH += rv32ec_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64i_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64im_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64ima_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64imac_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64imafdc_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64gc
MULTILIB_SRC_ARCH += rv64imafd_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64imafdc_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64imc_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64ia_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64iac_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64ic_zicsr_zifencei
MULTILIB_SRC_ARCH += rv64g
MULTILIB_SRC_ARCH += rv64gc

MULTILIB_SRC_ABI = ilp32
MULTILIB_SRC_ABI += ilp32f
Expand All @@ -28,12 +44,15 @@ MULTILIB_SRC_MCMODEL = medany

# Multilib build configurations
MULTILIB_REQUIRED = \
march=rv32i_zicsr_zifencei/mabi=ilp32 \
march=rv32im_zicsr_zifencei/mabi=ilp32 \
march=rv32imac_zicsr_zifencei/mabi=ilp32 \
march=rv32imafc_zicsr_zifencei/mabi=ilp32f \
march=rv32imafd_zicsr_zifencei/mabi=ilp32d \
march=rv32e_zicsr_zifencei/mabi=ilp32e \
march=rv32em_zicsr_zifencei/mabi=ilp32e \
march=rv32emc_zicsr_zifencei/mabi=ilp32e \
march=rv64i_zicsr_zifencei/mabi=lp64 \
march=rv64imac_zicsr_zifencei/mabi=lp64 \
march=rv64imafdc_zicsr_zifencei/mabi=lp64d \
march=rv64imafd_zicsr_zifencei/mabi=lp64d \
Expand All @@ -43,12 +62,25 @@ march=rv64imafd_zicsr_zifencei/mabi=lp64d/mcmodel=medany

# Multilib alternate mapping
MULTILIB_REUSE = \
march.rv32i_zicsr_zifencei/mabi.ilp32=march.rv32ia_zicsr_zifencei/mabi.ilp32 \
march.rv32i_zicsr_zifencei/mabi.ilp32=march.rv32iac_zicsr_zifencei/mabi.ilp32 \
march.rv32i_zicsr_zifencei/mabi.ilp32=march.rv32ic_zicsr_zifencei/mabi.ilp32 \
march.rv32im_zicsr_zifencei/mabi.ilp32=march.rv32ima_zicsr_zifencei/mabi.ilp32 \
march.rv32im_zicsr_zifencei/mabi.ilp32=march.rv32imc_zicsr_zifencei/mabi.ilp32 \
march.rv32imafd_zicsr_zifencei/mabi.ilp32d=march.rv32imafdc_zicsr_zifencei/mabi.ilp32d \
march.rv32imafd_zicsr_zifencei/mabi.ilp32d=march.rv32g/mabi.ilp32d \
march.rv32imafd_zicsr_zifencei/mabi.ilp32d=march.rv32gc/mabi.ilp32d \
march.rv32e_zicsr_zifencei/mabi.ilp32e=march.rv32ea_zicsr_zifencei/mabi.ilp32e \
march.rv32e_zicsr_zifencei/mabi.ilp32e=march.rv32eac_zicsr_zifencei/mabi.ilp32e \
march.rv32e_zicsr_zifencei/mabi.ilp32e=march.rv32ec_zicsr_zifencei/mabi.ilp32e \
march.rv32em_zicsr_zifencei/mabi.ilp32e=march.rv32ema_zicsr_zifencei/mabi.ilp32e \
march.rv32emc_zicsr_zifencei/mabi.ilp32e=march.rv32emac_zicsr_zifencei/mabi.ilp32e \
march.rv64i_zicsr_zifencei/mabi.lp64=march.rv64im_zicsr_zifencei/mabi.lp64 \
march.rv64i_zicsr_zifencei/mabi.lp64=march.rv64ima_zicsr_zifencei/mabi.lp64 \
march.rv64i_zicsr_zifencei/mabi.lp64=march.rv64imc_zicsr_zifencei/mabi.lp64 \
march.rv64i_zicsr_zifencei/mabi.lp64=march.rv64ia_zicsr_zifencei/mabi.lp64 \
march.rv64i_zicsr_zifencei/mabi.lp64=march.rv64iac_zicsr_zifencei/mabi.lp64 \
march.rv64i_zicsr_zifencei/mabi.lp64=march.rv64ic_zicsr_zifencei/mabi.lp64 \
march.rv64imafdc_zicsr_zifencei/mabi.lp64d=march.rv64gc/mabi.lp64d \
march.rv64imafd_zicsr_zifencei/mabi.lp64d=march.rv64g/mabi.lp64d

Expand Down