Skip to content

Commit fdca4f1

Browse files
qipengzhadvhart
qipengzha
authored and
dvhart
committed
platform:x86: add Intel P-Unit mailbox IPC driver
This driver provides support for P-Unit mailbox IPC on Intel platforms. The heart of the P-Unit is the Foxton microcontroller and its firmware, which provide mailbox interface for power management usage. Signed-off-by: Qipeng Zha <qipeng.zha@intel.com> Reviewed-by: Andy Shevchenko <andriy.shevchenko@linux.intel.com> Signed-off-by: Darren Hart <dvhart@linux.intel.com>
1 parent 8cc7fb4 commit fdca4f1

File tree

5 files changed

+449
-1
lines changed

5 files changed

+449
-1
lines changed

‎MAINTAINERS‎

Lines changed: 3 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5680,12 +5680,14 @@ F: drivers/dma/mic_x100_dma.c
56805680
F: drivers/dma/mic_x100_dma.h
56815681
F Documentation/mic/
56825682

5683-
INTEL PMC IPC DRIVER
5683+
INTEL PMC/P-Unit IPC DRIVER
56845684
M: Zha Qipeng<qipeng.zha@intel.com>
56855685
L: platform-driver-x86@vger.kernel.org
56865686
S: Maintained
56875687
F: drivers/platform/x86/intel_pmc_ipc.c
5688+
F: drivers/platform/x86/intel_punit_ipc.c
56885689
F: arch/x86/include/asm/intel_pmc_ipc.h
5690+
F: arch/x86/include/asm/intel_punit_ipc.h
56895691

56905692
IOC3 ETHERNET DRIVER
56915693
M: Ralf Baechle <ralf@linux-mips.org>

‎arch/x86/include/asm/intel_punit_ipc.h‎

Lines changed: 101 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,101 @@
1+
#ifndef _ASM_X86_INTEL_PUNIT_IPC_H_
2+
#define _ASM_X86_INTEL_PUNIT_IPC_H_
3+
4+
/*
5+
* Three types of 8bit P-Unit IPC commands are supported,
6+
* bit[7:6]: [00]: BIOS; [01]: GTD; [10]: ISPD.
7+
*/
8+
typedef enum {
9+
BIOS_IPC = 0,
10+
GTDRIVER_IPC,
11+
ISPDRIVER_IPC,
12+
RESERVED_IPC,
13+
} IPC_TYPE;
14+
15+
#define IPC_TYPE_OFFSET 6
16+
#define IPC_PUNIT_BIOS_CMD_BASE (BIOS_IPC << IPC_TYPE_OFFSET)
17+
#define IPC_PUNIT_GTD_CMD_BASE (GTDDRIVER_IPC << IPC_TYPE_OFFSET)
18+
#define IPC_PUNIT_ISPD_CMD_BASE (ISPDRIVER_IPC << IPC_TYPE_OFFSET)
19+
#define IPC_PUNIT_CMD_TYPE_MASK (RESERVED_IPC << IPC_TYPE_OFFSET)
20+
21+
/* BIOS => Pcode commands */
22+
#define IPC_PUNIT_BIOS_ZERO (IPC_PUNIT_BIOS_CMD_BASE | 0x00)
23+
#define IPC_PUNIT_BIOS_VR_INTERFACE (IPC_PUNIT_BIOS_CMD_BASE | 0x01)
24+
#define IPC_PUNIT_BIOS_READ_PCS (IPC_PUNIT_BIOS_CMD_BASE | 0x02)
25+
#define IPC_PUNIT_BIOS_WRITE_PCS (IPC_PUNIT_BIOS_CMD_BASE | 0x03)
26+
#define IPC_PUNIT_BIOS_READ_PCU_CONFIG (IPC_PUNIT_BIOS_CMD_BASE | 0x04)
27+
#define IPC_PUNIT_BIOS_WRITE_PCU_CONFIG (IPC_PUNIT_BIOS_CMD_BASE | 0x05)
28+
#define IPC_PUNIT_BIOS_READ_PL1_SETTING (IPC_PUNIT_BIOS_CMD_BASE | 0x06)
29+
#define IPC_PUNIT_BIOS_WRITE_PL1_SETTING (IPC_PUNIT_BIOS_CMD_BASE | 0x07)
30+
#define IPC_PUNIT_BIOS_TRIGGER_VDD_RAM (IPC_PUNIT_BIOS_CMD_BASE | 0x08)
31+
#define IPC_PUNIT_BIOS_READ_TELE_INFO (IPC_PUNIT_BIOS_CMD_BASE | 0x09)
32+
#define IPC_PUNIT_BIOS_READ_TELE_TRACE_CTRL (IPC_PUNIT_BIOS_CMD_BASE | 0x0a)
33+
#define IPC_PUNIT_BIOS_WRITE_TELE_TRACE_CTRL (IPC_PUNIT_BIOS_CMD_BASE | 0x0b)
34+
#define IPC_PUNIT_BIOS_READ_TELE_EVENT_CTRL (IPC_PUNIT_BIOS_CMD_BASE | 0x0c)
35+
#define IPC_PUNIT_BIOS_WRITE_TELE_EVENT_CTRL (IPC_PUNIT_BIOS_CMD_BASE | 0x0d)
36+
#define IPC_PUNIT_BIOS_READ_TELE_TRACE (IPC_PUNIT_BIOS_CMD_BASE | 0x0e)
37+
#define IPC_PUNIT_BIOS_WRITE_TELE_TRACE (IPC_PUNIT_BIOS_CMD_BASE | 0x0f)
38+
#define IPC_PUNIT_BIOS_READ_TELE_EVENT (IPC_PUNIT_BIOS_CMD_BASE | 0x10)
39+
#define IPC_PUNIT_BIOS_WRITE_TELE_EVENT (IPC_PUNIT_BIOS_CMD_BASE | 0x11)
40+
#define IPC_PUNIT_BIOS_READ_MODULE_TEMP (IPC_PUNIT_BIOS_CMD_BASE | 0x12)
41+
#define IPC_PUNIT_BIOS_RESERVED (IPC_PUNIT_BIOS_CMD_BASE | 0x13)
42+
#define IPC_PUNIT_BIOS_READ_VOLTAGE_OVER (IPC_PUNIT_BIOS_CMD_BASE | 0x14)
43+
#define IPC_PUNIT_BIOS_WRITE_VOLTAGE_OVER (IPC_PUNIT_BIOS_CMD_BASE | 0x15)
44+
#define IPC_PUNIT_BIOS_READ_RATIO_OVER (IPC_PUNIT_BIOS_CMD_BASE | 0x16)
45+
#define IPC_PUNIT_BIOS_WRITE_RATIO_OVER (IPC_PUNIT_BIOS_CMD_BASE | 0x17)
46+
#define IPC_PUNIT_BIOS_READ_VF_GL_CTRL (IPC_PUNIT_BIOS_CMD_BASE | 0x18)
47+
#define IPC_PUNIT_BIOS_WRITE_VF_GL_CTRL (IPC_PUNIT_BIOS_CMD_BASE | 0x19)
48+
#define IPC_PUNIT_BIOS_READ_FM_SOC_TEMP_THRESH (IPC_PUNIT_BIOS_CMD_BASE | 0x1a)
49+
#define IPC_PUNIT_BIOS_WRITE_FM_SOC_TEMP_THRESH (IPC_PUNIT_BIOS_CMD_BASE | 0x1b)
50+
51+
/* GT Driver => Pcode commands */
52+
#define IPC_PUNIT_GTD_ZERO (IPC_PUNIT_GTD_CMD_BASE | 0x00)
53+
#define IPC_PUNIT_GTD_CONFIG (IPC_PUNIT_GTD_CMD_BASE | 0x01)
54+
#define IPC_PUNIT_GTD_READ_ICCP_LIC_CDYN_SCAL (IPC_PUNIT_GTD_CMD_BASE | 0x02)
55+
#define IPC_PUNIT_GTD_WRITE_ICCP_LIC_CDYN_SCAL (IPC_PUNIT_GTD_CMD_BASE | 0x03)
56+
#define IPC_PUNIT_GTD_GET_WM_VAL (IPC_PUNIT_GTD_CMD_BASE | 0x06)
57+
#define IPC_PUNIT_GTD_WRITE_CONFIG_WISHREQ (IPC_PUNIT_GTD_CMD_BASE | 0x07)
58+
#define IPC_PUNIT_GTD_READ_REQ_DUTY_CYCLE (IPC_PUNIT_GTD_CMD_BASE | 0x16)
59+
#define IPC_PUNIT_GTD_DIS_VOL_FREQ_CHG_REQUEST (IPC_PUNIT_GTD_CMD_BASE | 0x17)
60+
#define IPC_PUNIT_GTD_DYNA_DUTY_CYCLE_CTRL (IPC_PUNIT_GTD_CMD_BASE | 0x1a)
61+
#define IPC_PUNIT_GTD_DYNA_DUTY_CYCLE_TUNING (IPC_PUNIT_GTD_CMD_BASE | 0x1c)
62+
63+
/* ISP Driver => Pcode commands */
64+
#define IPC_PUNIT_ISPD_ZERO (IPC_PUNIT_ISPD_CMD_BASE | 0x00)
65+
#define IPC_PUNIT_ISPD_CONFIG (IPC_PUNIT_ISPD_CMD_BASE | 0x01)
66+
#define IPC_PUNIT_ISPD_GET_ISP_LTR_VAL (IPC_PUNIT_ISPD_CMD_BASE | 0x02)
67+
#define IPC_PUNIT_ISPD_ACCESS_IU_FREQ_BOUNDS (IPC_PUNIT_ISPD_CMD_BASE | 0x03)
68+
#define IPC_PUNIT_ISPD_READ_CDYN_LEVEL (IPC_PUNIT_ISPD_CMD_BASE | 0x04)
69+
#define IPC_PUNIT_ISPD_WRITE_CDYN_LEVEL (IPC_PUNIT_ISPD_CMD_BASE | 0x05)
70+
71+
/* Error codes */
72+
#define IPC_PUNIT_ERR_SUCCESS 0
73+
#define IPC_PUNIT_ERR_INVALID_CMD 1
74+
#define IPC_PUNIT_ERR_INVALID_PARAMETER 2
75+
#define IPC_PUNIT_ERR_CMD_TIMEOUT 3
76+
#define IPC_PUNIT_ERR_CMD_LOCKED 4
77+
#define IPC_PUNIT_ERR_INVALID_VR_ID 5
78+
#define IPC_PUNIT_ERR_VR_ERR 6
79+
80+
#if IS_ENABLED(CONFIG_INTEL_PUNIT_IPC)
81+
82+
int intel_punit_ipc_simple_command(int cmd, int para1, int para2);
83+
int intel_punit_ipc_command(u32 cmd, u32 para1, u32 para2, u32 *in, u32 *out);
84+
85+
#else
86+
87+
static inline int intel_punit_ipc_simple_command(int cmd,
88+
int para1, int para2)
89+
{
90+
return -ENODEV;
91+
}
92+
93+
static inline int intel_punit_ipc_command(u32 cmd, u32 para1, u32 para2,
94+
u32 *in, u32 *out)
95+
{
96+
return -ENODEV;
97+
}
98+
99+
#endif /* CONFIG_INTEL_PUNIT_IPC */
100+
101+
#endif

‎drivers/platform/x86/Kconfig‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -944,4 +944,10 @@ config SURFACE_PRO3_BUTTON
944944
depends on ACPI && INPUT
945945
---help---
946946
This driver handles the power/home/volume buttons on the Microsoft Surface Pro 3 tablet.
947+
948+
config INTEL_PUNIT_IPC
949+
tristate "Intel P-Unit IPC Driver"
950+
---help---
951+
This driver provides support for Intel P-Unit Mailbox IPC mechanism,
952+
which is used to bridge the communications between kernel and P-Unit.
947953
endif # X86_PLATFORM_DEVICES

‎drivers/platform/x86/Makefile‎

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -62,3 +62,4 @@ obj-$(CONFIG_PVPANIC) += pvpanic.o
6262
obj-$(CONFIG_ALIENWARE_WMI) += alienware-wmi.o
6363
obj-$(CONFIG_INTEL_PMC_IPC) += intel_pmc_ipc.o
6464
obj-$(CONFIG_SURFACE_PRO3_BUTTON) += surfacepro3_button.o
65+
obj-$(CONFIG_INTEL_PUNIT_IPC) += intel_punit_ipc.o

0 commit comments

Comments
 (0)