Skip to content

Latest commit

 

History

History
5 lines (4 loc) · 242 Bytes

README.md

File metadata and controls

5 lines (4 loc) · 242 Bytes

fpga-camera

camera OV2640 on FPGA Nexys4

The project is finished by @Auway-tj and me,using Verilog programming language with Vivado 2016. It can drive OV2640 camera on FPGA Nexys4. Please refer to Project Description for detailed usage.