Skip to content
View yaka-es's full-sized avatar

Block or report yaka-es

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
9 stars written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,188 765 Updated Jun 27, 2024

A small, light weight, RISC CPU soft core

Verilog 1,332 157 Updated Nov 30, 2024

An open source GPU based off of the AMD Southern Islands ISA.

Verilog 1,082 238 Updated Sep 25, 2017

The USRP™ Hardware Driver Repository

Verilog 1,027 673 Updated Dec 11, 2024

A full-speed device-side USB peripheral core written in Verilog.

Verilog 219 40 Updated Oct 30, 2022

FPGA exercise for beginners

Verilog 93 87 Updated Dec 29, 2024

Implemetation of pipelined ARM7TDMI processor in Verilog

Verilog 84 24 Updated Apr 19, 2018
Verilog 58 34 Updated Jan 19, 2016

Multi-cycle pipelined ARM-LEGv8 CPU with Forwarding and Hazard Detection.

Verilog 30 6 Updated Jan 1, 2022