Skip to content
View wingersoft's full-sized avatar

Block or report wingersoft

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
5 stars written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 3,302 784 Updated Jun 27, 2024

A Verilog HDL model of the MOS 6502 CPU

Verilog 339 95 Updated Apr 8, 2023

A very primitive but hopefully self-educational CPU in Verilog

Verilog 141 35 Updated Jan 21, 2015

CPU by verilog and Assembler by C++

Verilog 4 Updated Jul 6, 2018

Hacking around on a CPU+friends for a TinyFPGA BX

Verilog 1 Updated Mar 28, 2022