6
6
7
7
--------------------------------------------
8
8
9
- RiftCore is an 8 -stage, multi-issue, out of order 64-bits RISC-V Core, which temporarily supports RV64IMC.
9
+ RiftCore is an 9 -stage, multi-issue, out of order 64-bits RISC-V Core, which supports RV64IMC.
10
10
11
11
![ architecture] ( ./doc/riftCore%20micro-architecture.png )
12
12
13
13
14
14
15
15
### [ Wiki Here] ( https://github.com/whutddk/RiftCore/wiki )
16
+ ### [ Wiki-zh Here] ( https://gitee.com/whutddk/rift-core/wikis/ )
16
17
17
18
18
19
------------------------------------
19
20
20
21
## status
21
22
22
- | Last Commit| ![ GitHub last commit] ( https://img.shields.io/github/last-commit/whutddk/RiftCore ) | Status| ![ GitHub Workflow Status] ( https://img.shields.io/github/workflow/status/whutddk/RiftCore/CI ) | Support ISA| ![ ISA] ( https://img.shields.io/badge/ISA-RV64IC -yellowgreen ) |
23
+ | Last Commit| ![ GitHub last commit] ( https://img.shields.io/github/last-commit/whutddk/RiftCore ) | Status| ![ GitHub Workflow Status] ( https://img.shields.io/github/workflow/status/whutddk/RiftCore/CI ) | Support ISA| ![ ISA] ( https://img.shields.io/badge/ISA-RV64IMC -yellowgreen ) |
23
24
| --- | --- | --- | --- | --- | --- |
24
25
| ![ ISA] ( https://img.shields.io/badge/ISA-RV64I-yellowgreen ) |
25
26
| ![ rv64ui-p-add] ( https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-add.json ) | ![ rv64ui-p-addiw] ( https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-addiw.json ) | ![ rv64ui-p-addw] ( https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-addw.json ) | ![ rv64ui-p-and] ( https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-and.json ) | ![ rv64ui-p-andi] ( https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-andi.json ) | ![ rv64ui-p-auipc] ( https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-auipc.json ) |
@@ -46,12 +47,13 @@ RiftCore is an 8-stage, multi-issue, out of order 64-bits RISC-V Core, which tem
46
47
47
48
------------------------------------
48
49
49
- ## Sponsors
50
+ ## Sponsorships
50
51
51
52
![ BTC] ( https://img.shields.io/badge/BTC-124egseDMD983etDrsAzUnXvi6twpWtjLd-orange )
52
53
![ LTC] ( https://img.shields.io/badge/LTC-LakQ8AL2JeLGKmjanYrpq6Hq7fW4NySXYA-green )
53
54
![ ETH] ( https://img.shields.io/badge/ETH-0x2f8aeb5f9dfe2936632f47363a42d7f71810c62b-lightgrey )
54
55
![ DOGE] ( https://img.shields.io/badge/DOGE-DJSv3BgtfPtjc3LzL5PaooAvs9xn8n4tbX-blue )
56
+ ![ XMR] ( https://img.shields.io/badge/XMR-43xzb6WgP7gNRDj9WDzCAybFCfNSXbAZsdkzfYQZw5eF83bFpsFDq7T4HA8wkRdP9oJ3wrEPbWA1F6s3odsAwtUPSVZpPfW-yellow )
55
57
56
58
57
59
0 commit comments