Skip to content

Commit 94c1e92

Browse files
authored
Release 1.0.1 (#7)
* upload basic element design png * update doc * update pic * update pic * update pic * update pic * update readme * update readme * update badge * upload pic
1 parent b07ad0a commit 94c1e92

16 files changed

+5
-3
lines changed

README.md

+5-3
Original file line numberDiff line numberDiff line change
@@ -6,20 +6,21 @@
66

77
--------------------------------------------
88

9-
RiftCore is an 8-stage, multi-issue, out of order 64-bits RISC-V Core, which temporarily supports RV64IMC.
9+
RiftCore is an 9-stage, multi-issue, out of order 64-bits RISC-V Core, which supports RV64IMC.
1010

1111
![architecture](./doc/riftCore%20micro-architecture.png)
1212

1313

1414

1515
### [Wiki Here](https://github.com/whutddk/RiftCore/wiki)
16+
### [Wiki-zh Here](https://gitee.com/whutddk/rift-core/wikis/)
1617

1718

1819
------------------------------------
1920

2021
## status
2122

22-
|Last Commit|![GitHub last commit](https://img.shields.io/github/last-commit/whutddk/RiftCore)|Status|![GitHub Workflow Status](https://img.shields.io/github/workflow/status/whutddk/RiftCore/CI)|Support ISA|![ISA](https://img.shields.io/badge/ISA-RV64IC-yellowgreen)|
23+
|Last Commit|![GitHub last commit](https://img.shields.io/github/last-commit/whutddk/RiftCore)|Status|![GitHub Workflow Status](https://img.shields.io/github/workflow/status/whutddk/RiftCore/CI)|Support ISA|![ISA](https://img.shields.io/badge/ISA-RV64IMC-yellowgreen)|
2324
| --- | --- | --- | --- | --- | --- |
2425
|![ISA](https://img.shields.io/badge/ISA-RV64I-yellowgreen)|
2526
|![rv64ui-p-add](https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-add.json)|![rv64ui-p-addiw](https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-addiw.json)|![rv64ui-p-addw](https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-addw.json)|![rv64ui-p-and](https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-and.json)|![rv64ui-p-andi](https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-andi.json)|![rv64ui-p-auipc](https://img.shields.io/endpoint?style=plastic&url=https%3A%2F%2Fraw.githubusercontent.com%2Fwhutddk%2FRiftCore%2Fgh-pages%2Fci%2Frv64ui-p-auipc.json)|
@@ -46,12 +47,13 @@ RiftCore is an 8-stage, multi-issue, out of order 64-bits RISC-V Core, which tem
4647

4748
------------------------------------
4849

49-
## Sponsors
50+
## Sponsorships
5051

5152
![BTC](https://img.shields.io/badge/BTC-124egseDMD983etDrsAzUnXvi6twpWtjLd-orange)
5253
![LTC](https://img.shields.io/badge/LTC-LakQ8AL2JeLGKmjanYrpq6Hq7fW4NySXYA-green)
5354
![ETH](https://img.shields.io/badge/ETH-0x2f8aeb5f9dfe2936632f47363a42d7f71810c62b-lightgrey)
5455
![DOGE](https://img.shields.io/badge/DOGE-DJSv3BgtfPtjc3LzL5PaooAvs9xn8n4tbX-blue)
56+
![XMR](https://img.shields.io/badge/XMR-43xzb6WgP7gNRDj9WDzCAybFCfNSXbAZsdkzfYQZw5eF83bFpsFDq7T4HA8wkRdP9oJ3wrEPbWA1F6s3odsAwtUPSVZpPfW-yellow)
5557

5658

5759

doc/DFF.png

8.1 KB
Loading

doc/DFFen.png

12.5 KB
Loading

doc/FIFO.png

11.2 KB
Loading

doc/FPGA_implementation.png

153 KB
Loading

doc/RSFF.png

8.63 KB
Loading

doc/bpFIFO.png

4.56 KB
Loading

doc/branch_predict.png

8.36 KB
Loading

doc/instrFIFO.png

2.99 KB
Loading

doc/out-of-order.png

-443 KB
Loading

doc/paritymemory.png

28.3 KB
Loading

doc/pc_generate.png

36.5 KB
Loading

doc/rename.png

34.2 KB
Loading

doc/riftCore micro-architecture.png

146 KB
Loading

doc/ring_stack.png

42.5 KB
Loading

doc/writeback.png

38.3 KB
Loading

0 commit comments

Comments
 (0)