- 👋 Hi, I’m @vijayank88
- 👀 I’m interested in ... HDL coding, Front end flow, Back end flow
- 🌱 I’m currently learning ... HDL colding
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me ...
-
https://www.chipwaretechnologies.com/
- Bengaluru,India
-
06:32
(UTC +05:30) - @VijayanKris
Popular repositories Loading
-
OpenROAD-flow-scripts
OpenROAD-flow-scripts PublicForked from The-OpenROAD-Project/OpenROAD-flow-scripts
-
-
OpenROAD
OpenROAD PublicForked from The-OpenROAD-Project/OpenROAD
OpenROAD's unified application implementing an RTL-to-GDS Flow
Verilog 1
-
Verilog_RTL
Verilog_RTL PublicForked from VenuPabbuleti/100-Days-RTL-using-Verilog
RTL Design using Verilog Hardware Description Language
Verilog 1
-
-
OpenRAM
OpenRAM PublicForked from VLSIDA/OpenRAM
An open-source static random access memory (SRAM) compiler.
Python
If the problem persists, check the GitHub status page or contact support.