Skip to content

[CI] Added System Verilog Regression Tests to GitHub Runners #2885

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Closed
wants to merge 22 commits into from
Closed
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
Prev Previous commit
Next Next commit
Update CMakeLists.txt
Synlig Hardcoded Paths resolved
  • Loading branch information
amirarjmand93 authored Feb 10, 2025
commit 0227c24e8f8cf7adaf2bd8095f56dafa91d299cf
2 changes: 1 addition & 1 deletion libs/EXTERNAL/CMakeLists.txt
Original file line number Diff line number Diff line change
Expand Up @@ -107,7 +107,7 @@ if (${WITH_PARMYS})
"-DUHDM_INSTALL_DIR=${CMAKE_BINARY_DIR}"
"-DBUILD_DIR=${CMAKE_BINARY_DIR}/synlig-build"
"-DEXPORT_PATH=${CMAKE_BINARY_DIR}/synlig_install/usr/local/bin:$ENV{PATH}"
"-DCMAKE_JOB_POOLS:STRING=compile=1;link=1"
"-DCMAKE_INSTALL_PREFIX:PATH=${CMAKE_BINARY_DIR}/bin/synlig_install"

LOG_BUILD ON
LOG_UPDATE ON
Expand Down
Loading