A complete setup for Qflow, an open-source digital VLSI design flow. This repo provides pre-configured example projects, automated installation scripts, and step-by-step instructions to synthesize, place, and route Verilog designs into GDSII layouts. Supports both running example designs and using your own Verilog.
yosys verilog-project qflow graywolf digital-vlsi gdsii-flow magic-vlsi netgen-layouts vlsi-automation
-
Updated
Mar 17, 2025 - Python