NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design, Placement Legalization, Global Routing)
-
Updated
Sep 7, 2025 - Prolog
NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design, Placement Legalization, Global Routing)
Java implementation of rigid module slicing floorplan optimisation with simulated annealing as per Wong & Liu (1986). Intended for visualisation with Rhinoceros 3D and Grasshopper. Uses classes from nus-cs2030.
Add a description, image, and links to the slicing-floorplan topic page so that developers can more easily learn about it.
To associate your repository with the slicing-floorplan topic, visit your repo's landing page and select "manage topics."