Designed the ISA for RISC based pipelined 32-bit MIPS processor and implemented a subset of instructions to verify the functionality. Tested the operation using 3 testcases and observed the dataflow between stages.
Building a Single-Cycle Processor Using MIPS Architecture (VHDL & Xilinx ISE)
Add a description, image, and links to the single-cycle-mips-processor topic page so that developers can more easily learn about it.
To associate your repository with the single-cycle-mips-processor topic, visit your repo's landing page and select "manage topics."