Digital Design and Computer Organisation Mini-project
-
Updated
Aug 7, 2023 - Verilog
Digital Design and Computer Organisation Mini-project
5-bit Galois Linear Feedback Shift Register for pseudo-random sequence generation. Implements maximal-length sequence (31 states) suitable for cryptographic applications, BIST mechanisms, and data scrambling with comprehensive waveform verification.
Add a description, image, and links to the sequence-generator topic page so that developers can more easily learn about it.
To associate your repository with the sequence-generator topic, visit your repo's landing page and select "manage topics."