Skip to content
#

reed-muller

Here are 9 public repositories matching this topic...

The project focuses on designing and simulating these error-correction codes, with a hardware implementation on FPGA boards. Key tasks include encoding data into Reed Muller codewords and decoding them with error detection and correction capabilities. The project also includes testbenches for validation and simulations. Tools: VHDL, Quartus, FPGA

  • Updated Oct 7, 2024

Improve this page

Add a description, image, and links to the reed-muller topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the reed-muller topic, visit your repo's landing page and select "manage topics."

Learn more