SystemVerilog first-arrival signal detector with lock mechanism - captures and preserves the first detected signal pattern
-
Updated
Aug 23, 2025 - SystemVerilog
SystemVerilog first-arrival signal detector with lock mechanism - captures and preserves the first detected signal pattern
Add a description, image, and links to the priority-encoder topic page so that developers can more easily learn about it.
To associate your repository with the priority-encoder topic, visit your repo's landing page and select "manage topics."