Skip to content
#

priority-encoder

Star

Here are 6 public repositories matching this topic...

Language: All
Filter by language
All 6 Verilog 4 SystemVerilog 1 VHDL 1

Vedant-02 / Verilog-HDL-Lab-Experiments

Star 3

Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. This repository consists of Verilog HDL lab experiments conducted in course EEL2020 Digitial Design at IIT Jodhpur

verilog hacktoberfest barrel-shifter full-adder carry-look-ahead-adder 4-bit-comparator carry-select-adder adder-subtractor bcd-adder binary-multiplier binary-to-gray hacktoberfest2022 32-bit-alu priority-encoder 4-bit-parallel-adder 4-bit-combinational-adder bcd-to-7-segment 32-bit-fast-adder carry-skip-adder bcd-subtractor
  • Updated Oct 23, 2022
  • Verilog

Madhu-Krishnan-A-P / priority_encoder

Star 0

Verilog-based priority encoder that takes 8 input lines (D0–D7) and produces a 3-bit binary output indicating the highest priority active input. Features: Priority logic ensures higher-priority signals override others. Logical equations used for encoding. Testbench covers various priority scenarios

encoder priority verilog vlsi testbench digital-design structural-design priority-encoder behavioural-simulation behavioural-design
  • Updated May 28, 2025
  • Verilog

Improve this page

Add a description, image, and links to the priority-encoder topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the priority-encoder topic, visit your repo's landing page and select "manage topics."

Learn more