Skip to content
#

nirma-university

Here are 9 public repositories matching this topic...

The design of modules to reduce pipeline Hazards, as well as the MIPS processor architecture. It implements some instruction set, instruction and data memory, 32 general- purpose registers, an Arithmetic Logical Unit (ALU) for basic operation, a forwarding unit and hazards detecting unit.

  • Updated Oct 27, 2024
  • Verilog

Improve this page

Add a description, image, and links to the nirma-university topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the nirma-university topic, visit your repo's landing page and select "manage topics."

Learn more