A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
Murphi code of MESI w/ Self-degradation & support for arbitrary network reordering.
A high-performance cache and memory hierarchy simulator built with modern C++17. Features configurable cache levels, advanced prefetching, MESI protocol, and detailed statistics. Ideal for computer architecture education, research, and performance analysis.
MESI Cache Coherency Protocol Simulator - Trabalho para a Disciplina de Arquitetura e Organização de Computadores II
Trabalho prático de implementação em ARQ II: Desenvolvimento de um simulador de coerência de cache utilizando a extensão do protocolo MESI, o MESIF.
Introduction to cache coherence: false sharing, MESI protocol and vectorization
Laboratory for the Multiprocessor Structures course @ ACS, UPB 2020
Project about cache coherence using the MESI protocol. It is for the Computer Organization and Architecture II subject on CEFET-MG.
Add a description, image, and links to the mesi-protocol topic page so that developers can more easily learn about it.
To associate your repository with the mesi-protocol topic, visit your repo's landing page and select "manage topics."