SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
-
Updated
Oct 22, 2024 - Python
SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
Getting started with cocotb
Use GPT-4 to generate, simulate, and visualize Verilog modules from natural language prompts.
Provide a basic structure to starts a Verilog or Systemverilog project. Create a Verilog Design Flow based on Makefiles, Iverilog, GTKwave. Create a VS Code environment with Linting (verilator and verible), formatting and Language Server (verible)
This repo allows for GTKWave to parse RISCV-32I from a waveform.
Add a description, image, and links to the gtkwave topic page so that developers can more easily learn about it.
To associate your repository with the gtkwave topic, visit your repo's landing page and select "manage topics."