-
Updated
Aug 6, 2025 - Verilog
#
de10-standard
Here are 3 public repositories matching this topic...
FPGA-based digital clock designed using Verilog. The project includes real-time clock logic (HH:MM:SS), simulated with ModelSim and synthesized for FPGA implementation.
-
Updated
Sep 12, 2025 - Verilog
Improve this page
Add a description, image, and links to the de10-standard topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the de10-standard topic, visit your repo's landing page and select "manage topics."