Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
-
Updated
Jun 6, 2024 - Verilog
Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.
VLSI Design - Autumn Semester 2022 - Indian Institute of Technology Bombay
High-speed 8×8 Dadda multiplier designed in 45nm CMOS technology with hybrid transmission gate/CMOS logic. Features 4:2 compressor-based partial product reduction, critical path delay of 0.204ns, and comprehensive delay & power analysis.
Add a description, image, and links to the dadda-multiplier topic page so that developers can more easily learn about it.
To associate your repository with the dadda-multiplier topic, visit your repo's landing page and select "manage topics."