Physical design flow of the PicoRV32 processor using Cadence Genus and Innovus
-
Updated
Jun 11, 2025 - Tcl
#
clock-tree-synthesis
Here are 3 public repositories matching this topic...
An RTL-to-GDSII ASIC Flow Project Design, simulate, synthesize, and layout a full 1×8 demux for 8-bit data — all the way from Verilog to GDSII.
asic rtl verilog synthesis hdl vlsi digital-design demux icc2 floorplanning hardware-design clock-tree-synthesis rtl-to-gdsii design-compiler
-
Updated
Jun 4, 2025
Have used the PicoRV32 — a small and stable RISC-V core — as our RTL design for this backend flow. Additionally, we will create a standard cell library that will be used to generate the netlist from the RTL code. We will analyze critical aspects of the design, such as hold time, setup time, and more.
-
Updated
Jun 23, 2025
Improve this page
Add a description, image, and links to the clock-tree-synthesis topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the clock-tree-synthesis topic, visit your repo's landing page and select "manage topics."