Skip to content
#

ai-accelerator

Here are 78 public repositories matching this topic...

An 8×8 systolic array AI accelerator implemented in SystemVerilog on Zynq UltraScale+ ZCU104, achieving 1.7 GOPS at 6 mW PL logic power (~283 GOPS/W efficiency) with full AXI-Stream PS-PL integration. Targets INT8 matrix multiplication for transformer inference acceleration, verified across behavioral, post-synthesis and implementation simulation.

  • Updated Apr 21, 2026
  • SystemVerilog

Improve this page

Add a description, image, and links to the ai-accelerator topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the ai-accelerator topic, visit your repo's landing page and select "manage topics."

Learn more