Skip to content
View tawfeek202's full-sized avatar
5 followers · 17 following

Block or report tawfeek202

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
tawfeek202/README.md

Welcome to Ahmed Tawfik's profile!

  • 🏢 Digital IC Design Engineer
  • 👨‍💻 As an Electronics and Communication Engineering student, I'm constantly learning and exploring new technologies in Digital IC Design, ASIC Flow, and HDL programming.
  • 💬 Ask me about: Verilog, HDL, ASIC flow, or anything related to IC Design. I’m happy to share my experience with RTL Design, Synthesis, and Simulation.
  • ⚡ Fun Fact: IC Design is like building a city on a chip**.
  • 🎥 Check out my YouTube Channel for tutorials and projects in IC design, including ASIC flow demonstrations and HDL coding practices.

Connect with Me :

Don't forget to subscribe :

🛠  IC Design & Tech Stack

Verilog  VHDL  ASIC Flow  IC Design  RTL Design  Synthesis  Simulation  Python  Linux  Git  GitHub  VS Code 

most used languages


Popular repositories Loading

  1. tawfeek202 tawfeek202 Public

    My personal profile

    1

  2. HDLBits-solution HDLBits-solution Public

    Verilog

  3. 8bit-MIPS-Microprocessor 8bit-MIPS-Microprocessor Public

    VHDL

  4. portfolio_Web portfolio_Web Public

    This is a repository Con

    HTML

  5. Clock-Dividers Clock-Dividers Public

    This is a repository containing The different implementation and design of 5 CLK_DIV and its test benches.

    Verilog