Skip to content
View taneroksuz's full-sized avatar

Block or report taneroksuz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. fpu fpu Public

    IEEE 754 single and double precision floating point library in systemverilog and vhdl

    VHDL 57 10

  2. fpu-sp fpu-sp Public

    IEEE 754 single precision floating point library in systemverilog and vhdl

    VHDL 26 3

  3. cpu-medium cpu-medium Public

    6-stage in-order dual-issue superscalar risc-v cpu with floating point unit

    SystemVerilog 8 4

  4. mult-tree mult-tree Public

    Wallace and Dadda tree multiplier generator in vhdl and verilog

    C++ 8 2

  5. cpu-small cpu-small Public

    2-stage in-order scalar risc-v cpu

    SystemVerilog 5 3

  6. aes aes Public

    Hardware and software implementation of AES algorithm

    SystemVerilog 4 2