We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent c112c17 commit 1f68834Copy full SHA for 1f68834
vimhdl.prj
@@ -0,0 +1,8 @@
1
+vhdl basic_library basic_library/very_common_pkg.vhd
2
+vhdl basic_library basic_library/package_with_constants.vhd
3
+vhdl basic_library basic_library/clock_divider.vhd
4
+vhdl another_library another_library/foo.vhd
5
+vhdl basic_library basic_library/package_with_functions.vhd
6
+vhdl basic_library basic_library/clk_en_generator.vhd
7
+verilog verilog verilog/parity.v
8
+systemverilog verilog verilog/parity.sv
0 commit comments