Skip to content
View YashKarthik's full-sized avatar
🛠️
building
🛠️
building

Highlights

  • Pro

Block or report YashKarthik

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Stars

Digital Logic

5 repositories

University of Pittsburgh ECE 1195

VHDL 8 Updated Apr 16, 2023

iCESugar FPGA Board (base on iCE40UP5k)

Verilog 366 96 Updated Nov 4, 2024

Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation

Verilog 256 46 Updated Feb 11, 2024

Building a simple oscilloscope using FPGA board and PCB.

SystemVerilog 12 2 Updated Dec 30, 2020

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 2,631 249 Updated May 11, 2024