Name		Name	Last commit message	Last commit date
Latest commit History 5 Commits
ProjPart3.tar.gz		ProjPart3.tar.gz
README.md		README.md
adder.sv		adder.sv
alu.sv		alu.sv
alu_decoder.sv		alu_decoder.sv
combCore.sv		combCore.sv
instr_decoder.sv		instr_decoder.sv
mux_2_1.sv		mux_2_1.sv
top_combCore.vp		top_combCore.vp

Repository files navigation

mipsR3000

use make file to run

You might need genesis files to compile the codes. If you need them please contact me. sridhargunnam@gmail.com

You will also need synopsis vcs licence for RTL systhesis

To run

make run MODULE_NAME=mipsCore

About

No description, website, or topics provided.

Report repository

Releases

No releases published

Packages

No packages published

Languages

SystemVerilog 100.0%