Skip to content

Commit 1e82778

Browse files
Sricharan Randersson
Sricharan R
authored and
andersson
committed
arm64: dts: Add ipq6018 SoC and CP01 board support
Add initial device tree support for the Qualcomm IPQ6018 SoC and CP01 evaluation board. Co-developed-by: Abhishek Sahu <absahu@codeaurora.org> Signed-off-by: Abhishek Sahu <absahu@codeaurora.org> Co-developed-by: Sivaprakash Murugesan <sivaprak@codeaurora.org> Signed-off-by: Sivaprakash Murugesan <sivaprak@codeaurora.org> Signed-off-by: Sricharan R <sricharan@codeaurora.org> Link: https://lore.kernel.org/r/1579439601-14810-5-git-send-email-sricharan@codeaurora.org Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org>
1 parent 2f0c17f commit 1e82778

File tree

3 files changed

+248
-0
lines changed

3 files changed

+248
-0
lines changed

‎arch/arm64/boot/dts/qcom/Makefile

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,7 @@
22
dtb-$(CONFIG_ARCH_QCOM) += apq8016-sbc.dtb
33
dtb-$(CONFIG_ARCH_QCOM) += apq8096-db820c.dtb
44
dtb-$(CONFIG_ARCH_QCOM) += apq8096-ifc6640.dtb
5+
dtb-$(CONFIG_ARCH_QCOM) += ipq6018-cp01-c1.dtb
56
dtb-$(CONFIG_ARCH_QCOM) += ipq8074-hk01.dtb
67
dtb-$(CONFIG_ARCH_QCOM) += msm8916-mtp.dtb
78
dtb-$(CONFIG_ARCH_QCOM) += msm8916-longcheer-l8150.dtb

‎arch/arm64/boot/dts/qcom/ipq6018-cp01-c1.dts

Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,30 @@
1+
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2+
/*
3+
* IPQ6018 CP01 board device tree source
4+
*
5+
* Copyright (c) 2019, The Linux Foundation. All rights reserved.
6+
*/
7+
8+
/dts-v1/;
9+
10+
#include "ipq6018.dtsi"
11+
12+
/ {
13+
model = "Qualcomm Technologies, Inc. IPQ6018/AP-CP01-C1";
14+
compatible = "qcom,ipq6018-cp01", "qcom,ipq6018";
15+
16+
aliases {
17+
serial0 = &blsp1_uart3;
18+
};
19+
20+
chosen {
21+
stdout-path = "serial0:115200n8";
22+
bootargs-append = " swiotlb=1";
23+
};
24+
};
25+
26+
&blsp1_uart3 {
27+
pinctrl-0 = <&serial_3_pins>;
28+
pinctrl-names = "default";
29+
status = "ok";
30+
};

‎arch/arm64/boot/dts/qcom/ipq6018.dtsi

Lines changed: 217 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,217 @@
1+
// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2+
/*
3+
* IPQ6018 SoC device tree source
4+
*
5+
* Copyright (c) 2019, The Linux Foundation. All rights reserved.
6+
*/
7+
8+
#include <dt-bindings/interrupt-controller/arm-gic.h>
9+
#include <dt-bindings/clock/qcom,gcc-ipq6018.h>
10+
11+
/ {
12+
#address-cells = <2>;
13+
#size-cells = <2>;
14+
interrupt-parent = <&intc>;
15+
16+
clocks {
17+
sleep_clk: sleep-clk {
18+
compatible = "fixed-clock";
19+
clock-frequency = <32000>;
20+
#clock-cells = <0>;
21+
};
22+
23+
xo: xo {
24+
compatible = "fixed-clock";
25+
clock-frequency = <24000000>;
26+
#clock-cells = <0>;
27+
};
28+
};
29+
30+
cpus: cpus {
31+
#address-cells = <1>;
32+
#size-cells = <0>;
33+
34+
CPU0: cpu@0 {
35+
device_type = "cpu";
36+
compatible = "arm,cortex-a53";
37+
reg = <0x0>;
38+
enable-method = "psci";
39+
next-level-cache = <&L2_0>;
40+
};
41+
42+
CPU1: cpu@1 {
43+
device_type = "cpu";
44+
compatible = "arm,cortex-a53";
45+
enable-method = "psci";
46+
reg = <0x1>;
47+
next-level-cache = <&L2_0>;
48+
};
49+
50+
CPU2: cpu@2 {
51+
device_type = "cpu";
52+
compatible = "arm,cortex-a53";
53+
enable-method = "psci";
54+
reg = <0x2>;
55+
next-level-cache = <&L2_0>;
56+
};
57+
58+
CPU3: cpu@3 {
59+
device_type = "cpu";
60+
compatible = "arm,cortex-a53";
61+
enable-method = "psci";
62+
reg = <0x3>;
63+
next-level-cache = <&L2_0>;
64+
};
65+
66+
L2_0: l2-cache {
67+
compatible = "cache";
68+
cache-level = <0x2>;
69+
};
70+
};
71+
72+
pmuv8: pmu {
73+
compatible = "arm,cortex-a53-pmu";
74+
interrupts = <GIC_PPI 7 (GIC_CPU_MASK_SIMPLE(4) |
75+
IRQ_TYPE_LEVEL_HIGH)>;
76+
};
77+
78+
psci: psci {
79+
compatible = "arm,psci-1.0";
80+
method = "smc";
81+
};
82+
83+
reserved-memory {
84+
#address-cells = <2>;
85+
#size-cells = <2>;
86+
ranges;
87+
88+
tz: tz@48500000 {
89+
reg = <0x0 0x48500000 0x0 0x00200000>;
90+
no-map;
91+
};
92+
};
93+
94+
soc: soc {
95+
#address-cells = <1>;
96+
#size-cells = <1>;
97+
ranges = <0 0 0 0xffffffff>;
98+
dma-ranges;
99+
compatible = "simple-bus";
100+
101+
tlmm: pinctrl@1000000 {
102+
compatible = "qcom,ipq6018-pinctrl";
103+
reg = <0x01000000 0x300000>;
104+
interrupts = <GIC_SPI 208 IRQ_TYPE_LEVEL_HIGH>;
105+
gpio-controller;
106+
#gpio-cells = <2>;
107+
gpio-ranges = <&tlmm 0 80>;
108+
interrupt-controller;
109+
#interrupt-cells = <2>;
110+
111+
serial_3_pins: serial3-pinmux {
112+
pins = "gpio44", "gpio45";
113+
function = "blsp2_uart";
114+
drive-strength = <8>;
115+
bias-pull-down;
116+
};
117+
};
118+
119+
gcc: gcc@1800000 {
120+
compatible = "qcom,gcc-ipq6018";
121+
reg = <0x01800000 0x80000>;
122+
clocks = <&xo>, <&sleep_clk>;
123+
clock-names = "xo", "sleep_clk";
124+
#clock-cells = <1>;
125+
#reset-cells = <1>;
126+
};
127+
128+
blsp1_uart3: serial@78b1000 {
129+
compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
130+
reg = <0x078b1000 0x200>;
131+
interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH>;
132+
clocks = <&gcc GCC_BLSP1_UART3_APPS_CLK>,
133+
<&gcc GCC_BLSP1_AHB_CLK>;
134+
clock-names = "core", "iface";
135+
status = "disabled";
136+
};
137+
138+
intc: interrupt-controller@b000000 {
139+
compatible = "qcom,msm-qgic2";
140+
interrupt-controller;
141+
#interrupt-cells = <0x3>;
142+
reg = <0x0b000000 0x1000>, /*GICD*/
143+
<0x0b002000 0x1000>, /*GICC*/
144+
<0x0b001000 0x1000>, /*GICH*/
145+
<0x0b004000 0x1000>; /*GICV*/
146+
interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
147+
};
148+
149+
timer {
150+
compatible = "arm,armv8-timer";
151+
interrupts = <GIC_PPI 2 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
152+
<GIC_PPI 3 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
153+
<GIC_PPI 4 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
154+
<GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
155+
};
156+
157+
timer@b120000 {
158+
#address-cells = <1>;
159+
#size-cells = <1>;
160+
ranges;
161+
compatible = "arm,armv7-timer-mem";
162+
reg = <0x0b120000 0x1000>;
163+
clock-frequency = <19200000>;
164+
165+
frame@b120000 {
166+
frame-number = <0>;
167+
interrupts = <GIC_SPI 8 IRQ_TYPE_LEVEL_HIGH>,
168+
<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH>;
169+
reg = <0x0b121000 0x1000>,
170+
<0x0b122000 0x1000>;
171+
};
172+
173+
frame@b123000 {
174+
frame-number = <1>;
175+
interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>;
176+
reg = <0xb123000 0x1000>;
177+
status = "disabled";
178+
};
179+
180+
frame@b124000 {
181+
frame-number = <2>;
182+
interrupts = <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
183+
reg = <0x0b124000 0x1000>;
184+
status = "disabled";
185+
};
186+
187+
frame@b125000 {
188+
frame-number = <3>;
189+
interrupts = <GIC_SPI 11 IRQ_TYPE_LEVEL_HIGH>;
190+
reg = <0x0b125000 0x1000>;
191+
status = "disabled";
192+
};
193+
194+
frame@b126000 {
195+
frame-number = <4>;
196+
interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>;
197+
reg = <0x0b126000 0x1000>;
198+
status = "disabled";
199+
};
200+
201+
frame@b127000 {
202+
frame-number = <5>;
203+
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
204+
reg = <0x0b127000 0x1000>;
205+
status = "disabled";
206+
};
207+
208+
frame@b128000 {
209+
frame-number = <6>;
210+
interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
211+
reg = <0x0b128000 0x1000>;
212+
status = "disabled";
213+
};
214+
};
215+
216+
};
217+
};

0 commit comments

Comments
 (0)