Skip to content
View sharafat-10xEngineers's full-sized avatar
💻
Focusing
💻
Focusing
  • 10xengineers
  • Lahore

Block or report sharafat-10xEngineers

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. RV32I RV32I Public

    Verilog 2

  2. ara ara Public

    Forked from pulp-platform/ara

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    C

  3. riscv-v-spec riscv-v-spec Public

    Forked from riscvarchive/riscv-v-spec

    Working draft of the proposed RISC-V V vector extension

    Assembly