@@ -41,7 +41,7 @@ unsafe extern "C" {
41
41
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_popcnt_epi16)
42
42
#[ inline]
43
43
#[ target_feature( enable = "avx512bitalg" ) ]
44
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
44
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
45
45
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
46
46
pub fn _mm512_popcnt_epi16 ( a : __m512i ) -> __m512i {
47
47
unsafe { transmute ( simd_ctpop ( a. as_i16x32 ( ) ) ) }
@@ -55,7 +55,7 @@ pub fn _mm512_popcnt_epi16(a: __m512i) -> __m512i {
55
55
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_popcnt_epi16)
56
56
#[ inline]
57
57
#[ target_feature( enable = "avx512bitalg" ) ]
58
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
58
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
59
59
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
60
60
pub fn _mm512_maskz_popcnt_epi16 ( k : __mmask32 , a : __m512i ) -> __m512i {
61
61
unsafe {
@@ -75,7 +75,7 @@ pub fn _mm512_maskz_popcnt_epi16(k: __mmask32, a: __m512i) -> __m512i {
75
75
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_popcnt_epi16)
76
76
#[ inline]
77
77
#[ target_feature( enable = "avx512bitalg" ) ]
78
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
78
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
79
79
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
80
80
pub fn _mm512_mask_popcnt_epi16 ( src : __m512i , k : __mmask32 , a : __m512i ) -> __m512i {
81
81
unsafe {
@@ -92,7 +92,7 @@ pub fn _mm512_mask_popcnt_epi16(src: __m512i, k: __mmask32, a: __m512i) -> __m51
92
92
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_popcnt_epi16)
93
93
#[ inline]
94
94
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
95
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
95
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
96
96
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
97
97
pub fn _mm256_popcnt_epi16 ( a : __m256i ) -> __m256i {
98
98
unsafe { transmute ( simd_ctpop ( a. as_i16x16 ( ) ) ) }
@@ -106,7 +106,7 @@ pub fn _mm256_popcnt_epi16(a: __m256i) -> __m256i {
106
106
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskz_popcnt_epi16)
107
107
#[ inline]
108
108
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
109
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
109
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
110
110
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
111
111
pub fn _mm256_maskz_popcnt_epi16 ( k : __mmask16 , a : __m256i ) -> __m256i {
112
112
unsafe {
@@ -126,7 +126,7 @@ pub fn _mm256_maskz_popcnt_epi16(k: __mmask16, a: __m256i) -> __m256i {
126
126
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_popcnt_epi16)
127
127
#[ inline]
128
128
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
129
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
129
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
130
130
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
131
131
pub fn _mm256_mask_popcnt_epi16 ( src : __m256i , k : __mmask16 , a : __m256i ) -> __m256i {
132
132
unsafe {
@@ -143,7 +143,7 @@ pub fn _mm256_mask_popcnt_epi16(src: __m256i, k: __mmask16, a: __m256i) -> __m25
143
143
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_popcnt_epi16)
144
144
#[ inline]
145
145
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
146
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
146
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
147
147
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
148
148
pub fn _mm_popcnt_epi16 ( a : __m128i ) -> __m128i {
149
149
unsafe { transmute ( simd_ctpop ( a. as_i16x8 ( ) ) ) }
@@ -157,7 +157,7 @@ pub fn _mm_popcnt_epi16(a: __m128i) -> __m128i {
157
157
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_maskz_popcnt_epi16)
158
158
#[ inline]
159
159
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
160
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
160
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
161
161
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
162
162
pub fn _mm_maskz_popcnt_epi16 ( k : __mmask8 , a : __m128i ) -> __m128i {
163
163
unsafe {
@@ -177,7 +177,7 @@ pub fn _mm_maskz_popcnt_epi16(k: __mmask8, a: __m128i) -> __m128i {
177
177
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mask_popcnt_epi16)
178
178
#[ inline]
179
179
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
180
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
180
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
181
181
#[ cfg_attr( test, assert_instr( vpopcntw) ) ]
182
182
pub fn _mm_mask_popcnt_epi16 ( src : __m128i , k : __mmask8 , a : __m128i ) -> __m128i {
183
183
unsafe {
@@ -194,7 +194,7 @@ pub fn _mm_mask_popcnt_epi16(src: __m128i, k: __mmask8, a: __m128i) -> __m128i {
194
194
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_popcnt_epi8)
195
195
#[ inline]
196
196
#[ target_feature( enable = "avx512bitalg" ) ]
197
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
197
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
198
198
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
199
199
pub fn _mm512_popcnt_epi8 ( a : __m512i ) -> __m512i {
200
200
unsafe { transmute ( simd_ctpop ( a. as_i8x64 ( ) ) ) }
@@ -208,7 +208,7 @@ pub fn _mm512_popcnt_epi8(a: __m512i) -> __m512i {
208
208
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_popcnt_epi8)
209
209
#[ inline]
210
210
#[ target_feature( enable = "avx512bitalg" ) ]
211
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
211
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
212
212
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
213
213
pub fn _mm512_maskz_popcnt_epi8 ( k : __mmask64 , a : __m512i ) -> __m512i {
214
214
unsafe {
@@ -228,7 +228,7 @@ pub fn _mm512_maskz_popcnt_epi8(k: __mmask64, a: __m512i) -> __m512i {
228
228
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_popcnt_epi8)
229
229
#[ inline]
230
230
#[ target_feature( enable = "avx512bitalg" ) ]
231
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
231
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
232
232
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
233
233
pub fn _mm512_mask_popcnt_epi8 ( src : __m512i , k : __mmask64 , a : __m512i ) -> __m512i {
234
234
unsafe {
@@ -245,7 +245,7 @@ pub fn _mm512_mask_popcnt_epi8(src: __m512i, k: __mmask64, a: __m512i) -> __m512
245
245
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_popcnt_epi8)
246
246
#[ inline]
247
247
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
248
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
248
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
249
249
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
250
250
pub fn _mm256_popcnt_epi8 ( a : __m256i ) -> __m256i {
251
251
unsafe { transmute ( simd_ctpop ( a. as_i8x32 ( ) ) ) }
@@ -259,7 +259,7 @@ pub fn _mm256_popcnt_epi8(a: __m256i) -> __m256i {
259
259
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskz_popcnt_epi8)
260
260
#[ inline]
261
261
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
262
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
262
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
263
263
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
264
264
pub fn _mm256_maskz_popcnt_epi8 ( k : __mmask32 , a : __m256i ) -> __m256i {
265
265
unsafe {
@@ -279,7 +279,7 @@ pub fn _mm256_maskz_popcnt_epi8(k: __mmask32, a: __m256i) -> __m256i {
279
279
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_popcnt_epi8)
280
280
#[ inline]
281
281
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
282
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
282
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
283
283
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
284
284
pub fn _mm256_mask_popcnt_epi8 ( src : __m256i , k : __mmask32 , a : __m256i ) -> __m256i {
285
285
unsafe {
@@ -296,7 +296,7 @@ pub fn _mm256_mask_popcnt_epi8(src: __m256i, k: __mmask32, a: __m256i) -> __m256
296
296
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_popcnt_epi8)
297
297
#[ inline]
298
298
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
299
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
299
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
300
300
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
301
301
pub fn _mm_popcnt_epi8 ( a : __m128i ) -> __m128i {
302
302
unsafe { transmute ( simd_ctpop ( a. as_i8x16 ( ) ) ) }
@@ -310,7 +310,7 @@ pub fn _mm_popcnt_epi8(a: __m128i) -> __m128i {
310
310
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_maskz_popcnt_epi8)
311
311
#[ inline]
312
312
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
313
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
313
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
314
314
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
315
315
pub fn _mm_maskz_popcnt_epi8 ( k : __mmask16 , a : __m128i ) -> __m128i {
316
316
unsafe {
@@ -330,7 +330,7 @@ pub fn _mm_maskz_popcnt_epi8(k: __mmask16, a: __m128i) -> __m128i {
330
330
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mask_popcnt_epi8)
331
331
#[ inline]
332
332
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
333
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
333
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
334
334
#[ cfg_attr( test, assert_instr( vpopcntb) ) ]
335
335
pub fn _mm_mask_popcnt_epi8 ( src : __m128i , k : __mmask16 , a : __m128i ) -> __m128i {
336
336
unsafe {
@@ -349,7 +349,7 @@ pub fn _mm_mask_popcnt_epi8(src: __m128i, k: __mmask16, a: __m128i) -> __m128i {
349
349
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_bitshuffle_epi64_mask)
350
350
#[ inline]
351
351
#[ target_feature( enable = "avx512bitalg" ) ]
352
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
352
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
353
353
#[ cfg_attr( test, assert_instr( vpshufbitqmb) ) ]
354
354
pub fn _mm512_bitshuffle_epi64_mask ( b : __m512i , c : __m512i ) -> __mmask64 {
355
355
unsafe { bitshuffle_512 ( b. as_i8x64 ( ) , c. as_i8x64 ( ) , !0 ) }
@@ -365,7 +365,7 @@ pub fn _mm512_bitshuffle_epi64_mask(b: __m512i, c: __m512i) -> __mmask64 {
365
365
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_mask_bitshuffle_epi64_mask)
366
366
#[ inline]
367
367
#[ target_feature( enable = "avx512bitalg" ) ]
368
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
368
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
369
369
#[ cfg_attr( test, assert_instr( vpshufbitqmb) ) ]
370
370
pub fn _mm512_mask_bitshuffle_epi64_mask ( k : __mmask64 , b : __m512i , c : __m512i ) -> __mmask64 {
371
371
unsafe { bitshuffle_512 ( b. as_i8x64 ( ) , c. as_i8x64 ( ) , k) }
@@ -378,7 +378,7 @@ pub fn _mm512_mask_bitshuffle_epi64_mask(k: __mmask64, b: __m512i, c: __m512i) -
378
378
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_bitshuffle_epi64_mask)
379
379
#[ inline]
380
380
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
381
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
381
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
382
382
#[ cfg_attr( test, assert_instr( vpshufbitqmb) ) ]
383
383
pub fn _mm256_bitshuffle_epi64_mask ( b : __m256i , c : __m256i ) -> __mmask32 {
384
384
unsafe { bitshuffle_256 ( b. as_i8x32 ( ) , c. as_i8x32 ( ) , !0 ) }
@@ -394,7 +394,7 @@ pub fn _mm256_bitshuffle_epi64_mask(b: __m256i, c: __m256i) -> __mmask32 {
394
394
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_bitshuffle_epi64_mask)
395
395
#[ inline]
396
396
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
397
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
397
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
398
398
#[ cfg_attr( test, assert_instr( vpshufbitqmb) ) ]
399
399
pub fn _mm256_mask_bitshuffle_epi64_mask ( k : __mmask32 , b : __m256i , c : __m256i ) -> __mmask32 {
400
400
unsafe { bitshuffle_256 ( b. as_i8x32 ( ) , c. as_i8x32 ( ) , k) }
@@ -407,7 +407,7 @@ pub fn _mm256_mask_bitshuffle_epi64_mask(k: __mmask32, b: __m256i, c: __m256i) -
407
407
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_bitshuffle_epi64_mask)
408
408
#[ inline]
409
409
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
410
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
410
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
411
411
#[ cfg_attr( test, assert_instr( vpshufbitqmb) ) ]
412
412
pub fn _mm_bitshuffle_epi64_mask ( b : __m128i , c : __m128i ) -> __mmask16 {
413
413
unsafe { bitshuffle_128 ( b. as_i8x16 ( ) , c. as_i8x16 ( ) , !0 ) }
@@ -423,7 +423,7 @@ pub fn _mm_bitshuffle_epi64_mask(b: __m128i, c: __m128i) -> __mmask16 {
423
423
/// [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm_mask_bitshuffle_epi64_mask)
424
424
#[ inline]
425
425
#[ target_feature( enable = "avx512bitalg,avx512vl" ) ]
426
- #[ unstable ( feature = "stdarch_x86_avx512" , issue = "111137 " ) ]
426
+ #[ stable ( feature = "stdarch_x86_avx512" , since = "1.89 " ) ]
427
427
#[ cfg_attr( test, assert_instr( vpshufbitqmb) ) ]
428
428
pub fn _mm_mask_bitshuffle_epi64_mask ( k : __mmask16 , b : __m128i , c : __m128i ) -> __mmask16 {
429
429
unsafe { bitshuffle_128 ( b. as_i8x16 ( ) , c. as_i8x16 ( ) , k) }
0 commit comments