Skip to content

How should we handle dynamic vector ABIs? #133146

Open
@workingjubilee

Description

The primary unresolved question of #131800 I would say is this edge-case. Opening this marker issue for now, I will explain a bit later but basically: we understand most of the factors here but we need to account for what we actually want to do.

AArch64

RISCV

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Assignees

No one assigned

    Labels

    A-ABIArea: Concerning the application binary interface (ABI)A-SIMDArea: SIMD (Single Instruction Multiple Data)E-needs-designThis issue needs exploration and design to see how and if we can fix/implement itO-AArch64Armv8-A or later processors in AArch64 modeO-riscvTarget: RISC-V architectureT-compilerRelevant to the compiler team, which will review and decide on the PR/issue.

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions