@@ -11567,16 +11567,26 @@ static int getAlignedAGPRClassID(unsigned UnalignedClassID) {
11567
11567
return AMDGPU::VReg_96_Align2RegClassID;
11568
11568
case AMDGPU::VReg_128RegClassID:
11569
11569
return AMDGPU::VReg_128_Align2RegClassID;
11570
+ case AMDGPU::VReg_160RegClassID:
11571
+ return AMDGPU::VReg_160_Align2RegClassID;
11572
+ case AMDGPU::VReg_192RegClassID:
11573
+ return AMDGPU::VReg_192_Align2RegClassID;
11570
11574
case AMDGPU::VReg_256RegClassID:
11571
11575
return AMDGPU::VReg_256_Align2RegClassID;
11572
11576
case AMDGPU::VReg_512RegClassID:
11573
11577
return AMDGPU::VReg_512_Align2RegClassID;
11578
+ case AMDGPU::VReg_1024RegClassID:
11579
+ return AMDGPU::VReg_1024_Align2RegClassID;
11574
11580
case AMDGPU::AReg_64RegClassID:
11575
11581
return AMDGPU::AReg_64_Align2RegClassID;
11576
11582
case AMDGPU::AReg_96RegClassID:
11577
11583
return AMDGPU::AReg_96_Align2RegClassID;
11578
11584
case AMDGPU::AReg_128RegClassID:
11579
11585
return AMDGPU::AReg_128_Align2RegClassID;
11586
+ case AMDGPU::AReg_160RegClassID:
11587
+ return AMDGPU::AReg_160_Align2RegClassID;
11588
+ case AMDGPU::AReg_192RegClassID:
11589
+ return AMDGPU::AReg_192_Align2RegClassID;
11580
11590
case AMDGPU::AReg_256RegClassID:
11581
11591
return AMDGPU::AReg_256_Align2RegClassID;
11582
11592
case AMDGPU::AReg_512RegClassID:
0 commit comments