Skip to content
This repository was archived by the owner on Feb 5, 2019. It is now read-only.

Commit 3b2aba0

Browse files
committed
Remove DebugLoc argument from static function. It can easily be obtained from the SVOp passed in.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@172935 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent 45e1c75 commit 3b2aba0

File tree

1 file changed

+5
-4
lines changed

1 file changed

+5
-4
lines changed

lib/Target/X86/X86ISelLowering.cpp

Lines changed: 5 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -6135,8 +6135,9 @@ SDValue LowerVECTOR_SHUFFLEv32i8(ShuffleVectorSDNode *SVOp,
61356135
/// vector_shuffle X, Y, <2, 3, | 10, 11, | 0, 1, | 14, 15>
61366136
static
61376137
SDValue RewriteAsNarrowerShuffle(ShuffleVectorSDNode *SVOp,
6138-
SelectionDAG &DAG, DebugLoc dl) {
6138+
SelectionDAG &DAG) {
61396139
MVT VT = SVOp->getValueType(0).getSimpleVT();
6140+
DebugLoc dl = SVOp->getDebugLoc();
61406141
unsigned NumElems = VT.getVectorNumElements();
61416142
MVT NewVT;
61426143
unsigned Scale;
@@ -6691,15 +6692,15 @@ X86TargetLowering::NormalizeVectorShuffle(SDValue Op, SelectionDAG &DAG) const {
66916692
// do it!
66926693
if (VT == MVT::v8i16 || VT == MVT::v16i8 ||
66936694
VT == MVT::v16i16 || VT == MVT::v32i8) {
6694-
SDValue NewOp = RewriteAsNarrowerShuffle(SVOp, DAG, dl);
6695+
SDValue NewOp = RewriteAsNarrowerShuffle(SVOp, DAG);
66956696
if (NewOp.getNode())
66966697
return DAG.getNode(ISD::BITCAST, dl, VT, NewOp);
66976698
} else if ((VT == MVT::v4i32 ||
66986699
(VT == MVT::v4f32 && Subtarget->hasSSE2()))) {
66996700
// FIXME: Figure out a cleaner way to do this.
67006701
// Try to make use of movq to zero out the top part.
67016702
if (ISD::isBuildVectorAllZeros(V2.getNode())) {
6702-
SDValue NewOp = RewriteAsNarrowerShuffle(SVOp, DAG, dl);
6703+
SDValue NewOp = RewriteAsNarrowerShuffle(SVOp, DAG);
67036704
if (NewOp.getNode()) {
67046705
MVT NewVT = NewOp.getValueType().getSimpleVT();
67056706
if (isCommutedMOVLMask(cast<ShuffleVectorSDNode>(NewOp)->getMask(),
@@ -6708,7 +6709,7 @@ X86TargetLowering::NormalizeVectorShuffle(SDValue Op, SelectionDAG &DAG) const {
67086709
DAG, Subtarget, dl);
67096710
}
67106711
} else if (ISD::isBuildVectorAllZeros(V1.getNode())) {
6711-
SDValue NewOp = RewriteAsNarrowerShuffle(SVOp, DAG, dl);
6712+
SDValue NewOp = RewriteAsNarrowerShuffle(SVOp, DAG);
67126713
if (NewOp.getNode()) {
67136714
MVT NewVT = NewOp.getValueType().getSimpleVT();
67146715
if (isMOVLMask(cast<ShuffleVectorSDNode>(NewOp)->getMask(), NewVT))

0 commit comments

Comments
 (0)