forked from HRex39/rtl8852be
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathrtw_chplan.c
3789 lines (3513 loc) · 160 KB
/
rtw_chplan.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/******************************************************************************
*
* Copyright(c) 2007 - 2019 Realtek Corporation.
*
* This program is free software; you can redistribute it and/or modify it
* under the terms of version 2 of the GNU General Public License as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
* more details.
*
*****************************************************************************/
#define _RTW_CHPLAN_C_
#include <drv_types.h>
#ifndef USE_RTW_REGD
#define USE_RTW_REGD 0
#endif
#if defined(PHL_FEATURE_NIC)
/*
* some PHL regulation APIs doesn't have pure database query function, even have, still need pointer of phl as context
* here use a global variable to workaround, this is workable for one-driver-one-dev situation
*/
static void *phl_info;
static enum rtw_regd phl_regulation_to_regd(enum REGULATION reg)
{
switch (reg) {
case REGULATION_WW:
return RTW_REGD_WW;
case REGULATION_ETSI:
return RTW_REGD_ETSI;
case REGULATION_FCC:
return RTW_REGD_FCC;
case REGULATION_MKK:
return RTW_REGD_MKK;
case REGULATION_KCC:
return RTW_REGD_KCC;
case REGULATION_NCC:
return RTW_REGD_NCC;
case REGULATION_ACMA:
return RTW_REGD_ACMA;
case REGULATION_NA:
return RTW_REGD_NA;
case REGULATION_IC:
return RTW_REGD_IC;
case REGULATION_CHILE:
return RTW_REGD_CHILE;
case REGULATION_MEX:
return RTW_REGD_MEX;
case REGULATION_MAX:
default:
RTW_WARN("unknown reg:%d\n", reg);
rtw_warn_on(1);
return RTW_REGD_NA;
}
};
static REGULATION_TXPWR_LMT phl_tpo_to_txpwr_lmt(enum TP_OVERWRITE tpo)
{
switch (tpo) {
case TPO_CHILE:
return TXPWR_LMT_CHILE;
case TPO_QATAR:
return TXPWR_LMT_QATAR;
case TPO_UKRAINE:
return TXPWR_LMT_UKRAINE;
case TPO_CN:
return TXPWR_LMT_CN;
case TPO_NA:
return TXPWR_LMT_DEF;
default:
RTW_WARN("unknown tpo:%d\n", tpo);
rtw_warn_on(1);
return TXPWR_LMT_DEF;
}
}
#endif
#if USE_RTW_REGD
#define RTW_DOMAIN_MAP_VER "57"
#define RTW_DOMAIN_MAP_M_VER "h"
#define RTW_COUNTRY_MAP_VER "31"
struct ch_list_t {
u8 *len_ch_attr;
};
#define CLA_2G_12_14_PASSIVE BIT0
#define CLA_5G_B1_PASSIVE BIT0
#define CLA_5G_B2_PASSIVE BIT1
#define CLA_5G_B3_PASSIVE BIT2
#define CLA_5G_B4_PASSIVE BIT3
#define CLA_5G_B2_DFS BIT4
#define CLA_5G_B3_DFS BIT5
#define CLA_5G_B4_DFS BIT6
#define CLA_6G_B1_PASSIVE BIT0
#define CLA_6G_B2_PASSIVE BIT1
#define CLA_6G_B3_PASSIVE BIT2
#define CLA_6G_B4_PASSIVE BIT3
#define CH_LIST_ENT(_len, arg...) \
{.len_ch_attr = (u8[_len + 2]) {_len, ##arg}, }
#define CH_LIST_LEN(_ch_list) (_ch_list.len_ch_attr[0])
#define CH_LIST_CH(_ch_list, _i) (_ch_list.len_ch_attr[_i + 1])
#define CH_LIST_ATTRIB(_ch_list) (_ch_list.len_ch_attr[CH_LIST_LEN(_ch_list) + 1])
enum rtw_chd_2g {
RTW_CHD_2G_INVALID = 0,
RTW_CHD_2G_00,
RTW_CHD_2G_01,
RTW_CHD_2G_02,
RTW_CHD_2G_03,
RTW_CHD_2G_04,
RTW_CHD_2G_05,
RTW_CHD_2G_06,
RTW_CHD_2G_MAX,
RTW_CHD_2G_NULL = RTW_CHD_2G_00,
};
enum rtw_chd_5g {
RTW_CHD_5G_INVALID = 0,
RTW_CHD_5G_00,
RTW_CHD_5G_01,
RTW_CHD_5G_02,
RTW_CHD_5G_03,
RTW_CHD_5G_04,
RTW_CHD_5G_05,
RTW_CHD_5G_06,
RTW_CHD_5G_07,
RTW_CHD_5G_08,
RTW_CHD_5G_09,
RTW_CHD_5G_10,
RTW_CHD_5G_11,
RTW_CHD_5G_12,
RTW_CHD_5G_13,
RTW_CHD_5G_14,
RTW_CHD_5G_15,
RTW_CHD_5G_16,
RTW_CHD_5G_17,
RTW_CHD_5G_18,
RTW_CHD_5G_19,
RTW_CHD_5G_20,
RTW_CHD_5G_21,
RTW_CHD_5G_22,
RTW_CHD_5G_23,
RTW_CHD_5G_24,
RTW_CHD_5G_25,
RTW_CHD_5G_26,
RTW_CHD_5G_27,
RTW_CHD_5G_28,
RTW_CHD_5G_29,
RTW_CHD_5G_30,
RTW_CHD_5G_31,
RTW_CHD_5G_32,
RTW_CHD_5G_33,
RTW_CHD_5G_34,
RTW_CHD_5G_35,
RTW_CHD_5G_36,
RTW_CHD_5G_37,
RTW_CHD_5G_38,
RTW_CHD_5G_39,
RTW_CHD_5G_40,
RTW_CHD_5G_41,
RTW_CHD_5G_42,
RTW_CHD_5G_43,
RTW_CHD_5G_44,
RTW_CHD_5G_45,
RTW_CHD_5G_46,
RTW_CHD_5G_47,
RTW_CHD_5G_48,
RTW_CHD_5G_49,
RTW_CHD_5G_50,
RTW_CHD_5G_51,
RTW_CHD_5G_52,
RTW_CHD_5G_MAX,
RTW_CHD_5G_NULL = RTW_CHD_5G_00,
};
static const struct ch_list_t rtw_channel_def_2g[] = {
/* RTW_CHD_2G_INVALID */ CH_LIST_ENT(0, 0),
/* RTW_CHD_2G_00 */ CH_LIST_ENT(0, 0),
/* RTW_CHD_2G_01 */ CH_LIST_ENT(13, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, CLA_2G_12_14_PASSIVE),
/* RTW_CHD_2G_02 */ CH_LIST_ENT(13, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 0),
/* RTW_CHD_2G_03 */ CH_LIST_ENT(11, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 0),
/* RTW_CHD_2G_04 */ CH_LIST_ENT(14, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 0),
/* RTW_CHD_2G_05 */ CH_LIST_ENT(4, 10, 11, 12, 13, 0),
/* RTW_CHD_2G_06 */ CH_LIST_ENT(14, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, CLA_2G_12_14_PASSIVE),
};
#if CONFIG_IEEE80211_BAND_5GHZ
static const struct ch_list_t rtw_channel_def_5g[] = {
/* RTW_CHD_5G_INVALID */ CH_LIST_ENT(0, 0),
/* RTW_CHD_5G_00 */ CH_LIST_ENT(0, 0),
/* RTW_CHD_5G_01 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_02 */ CH_LIST_ENT(19, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_03 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_04 */ CH_LIST_ENT(22, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_05 */ CH_LIST_ENT(19, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 149, 153, 157, 161, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_06 */ CH_LIST_ENT(9, 36, 40, 44, 48, 149, 153, 157, 161, 165, 0),
/* RTW_CHD_5G_07 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_DFS),
/* RTW_CHD_5G_08 */ CH_LIST_ENT(12, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, CLA_5G_B2_DFS),
/* RTW_CHD_5G_09 */ CH_LIST_ENT(5, 149, 153, 157, 161, 165, 0),
/* RTW_CHD_5G_10 */ CH_LIST_ENT(8, 36, 40, 44, 48, 52, 56, 60, 64, CLA_5G_B2_DFS),
/* RTW_CHD_5G_11 */ CH_LIST_ENT(11, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, CLA_5G_B3_DFS),
/* RTW_CHD_5G_12 */ CH_LIST_ENT(16, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_13 */ CH_LIST_ENT(8, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_DFS),
/* RTW_CHD_5G_14 */ CH_LIST_ENT(4, 36, 40, 44, 48, 0),
/* RTW_CHD_5G_15 */ CH_LIST_ENT(4, 149, 153, 157, 161, 0),
/* RTW_CHD_5G_16 */ CH_LIST_ENT(11, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 0),
/* RTW_CHD_5G_17 */ CH_LIST_ENT(16, 36, 40, 44, 48, 52, 56, 60, 64, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_18 */ CH_LIST_ENT(17, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_19 */ CH_LIST_ENT(16, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_20 */ CH_LIST_ENT(20, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_21 */ CH_LIST_ENT(11, 36, 40, 44, 48, 52, 56, 60, 64, 132, 136, 140, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_22 */ CH_LIST_ENT(25, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_23 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_24 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_25 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE),
/* RTW_CHD_5G_26 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE),
/* RTW_CHD_5G_27 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE),
/* RTW_CHD_5G_28 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_PASSIVE),
/* RTW_CHD_5G_29 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE),
/* RTW_CHD_5G_30 */ CH_LIST_ENT(9, 36, 40, 44, 48, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_31 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_32 */ CH_LIST_ENT(9, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B2_DFS),
/* RTW_CHD_5G_33 */ CH_LIST_ENT(22, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_34 */ CH_LIST_ENT(13, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B3_DFS),
/* RTW_CHD_5G_35 */ CH_LIST_ENT(8, 100, 104, 108, 112, 116, 132, 136, 140, CLA_5G_B3_DFS),
/* RTW_CHD_5G_36 */ CH_LIST_ENT(25, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_PASSIVE | CLA_5G_B3_DFS | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_37 */ CH_LIST_ENT(8, 36, 40, 44, 48, 52, 56, 60, 64, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE),
/* RTW_CHD_5G_38 */ CH_LIST_ENT(16, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_39 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_DFS | CLA_5G_B4_DFS),
/* RTW_CHD_5G_40 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_41 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_42 */ CH_LIST_ENT(24, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_DFS | CLA_5G_B3_DFS | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_43 */ CH_LIST_ENT(23, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_44 */ CH_LIST_ENT(21, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 132, 136, 140, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_45 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, 165, CLA_5G_B1_PASSIVE | CLA_5G_B2_PASSIVE | CLA_5G_B4_PASSIVE),
/* RTW_CHD_5G_46 */ CH_LIST_ENT(12, 36, 40, 44, 48, 52, 56, 60, 64, 149, 153, 157, 161, CLA_5G_B2_PASSIVE),
/* RTW_CHD_5G_47 */ CH_LIST_ENT(19, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, CLA_5G_B2_PASSIVE | CLA_5G_B3_PASSIVE),
/* RTW_CHD_5G_48 */ CH_LIST_ENT(20, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_49 */ CH_LIST_ENT(17, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_50 */ CH_LIST_ENT(17, 36, 40, 44, 48, 52, 56, 60, 64, 132, 136, 140, 144, 149, 153, 157, 161, 165, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_51 */ CH_LIST_ENT(13, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
/* RTW_CHD_5G_52 */ CH_LIST_ENT(28, 36, 40, 44, 48, 52, 56, 60, 64, 100, 104, 108, 112, 116, 120, 124, 128, 132, 136, 140, 144, 149, 153, 157, 161, 165, 169, 173, 177, CLA_5G_B2_DFS | CLA_5G_B3_DFS),
};
#endif /* CONFIG_IEEE80211_BAND_5GHZ */
struct chplan_ent_t {
u8 regd_2g; /* value of enum rtw_regd */
u8 chd_2g;
#if CONFIG_IEEE80211_BAND_5GHZ
u8 regd_5g; /* value of enum rtw_regd */
u8 chd_5g;
#endif
};
#if CONFIG_IEEE80211_BAND_5GHZ
#define CHPLAN_ENT(_regd_2g, _chd_2g, _regd_5g, _chd_5g) {.regd_2g = RTW_REGD_##_regd_2g, .chd_2g = RTW_CHD_2G_##_chd_2g, .regd_5g = RTW_REGD_##_regd_5g, .chd_5g = RTW_CHD_5G_##_chd_5g}
#else
#define CHPLAN_ENT(_regd_2g, _chd_2g, _regd_5g, _chd_5g) {.regd_2g = RTW_REGD_##_regd_2g, .chd_2g = RTW_CHD_2G_##_chd_2g}
#endif
#define CHPLAN_ENT_NOT_DEFINED CHPLAN_ENT(NA, INVALID, NA, INVALID)
static const struct chplan_ent_t RTW_ChannelPlanMap[] = {
[0x00] = CHPLAN_ENT(ETSI , 02, ETSI , 49),
[0x01] = CHPLAN_ENT(ETSI , 02, ETSI , 50),
[0x02] = CHPLAN_ENT(ETSI , 03, ETSI , 07),
[0x03] = CHPLAN_ENT(ACMA , 02, ACMA , 33),
[0x04] = CHPLAN_ENT(ETSI , 02, ETSI , 51),
[0x05] = CHPLAN_ENT(ETSI , 02, ETSI , 06),
[0x06] = CHPLAN_ENT(ETSI , 02, ETSI , 07),
[0x07] = CHPLAN_ENT(ETSI , 02, ETSI , 23),
[0x08] = CHPLAN_ENT(ETSI , 02, ETSI , 21),
[0x09] = CHPLAN_ENT(ETSI , 02, ETSI , 17),
[0x1A] = CHPLAN_ENT(NA , 00, NA , 00),
[0x1B] = CHPLAN_ENT(FCC , 02, FCC , 52),
[0x20] = CHPLAN_ENT(WW , 01, NA , 00),
[0x21] = CHPLAN_ENT(ETSI , 02, NA , 00),
[0x22] = CHPLAN_ENT(FCC , 03, NA , 00),
[0x23] = CHPLAN_ENT(MKK , 04, NA , 00),
[0x24] = CHPLAN_ENT(ETSI , 05, NA , 00),
[0x25] = CHPLAN_ENT(FCC , 03, FCC , 03),
[0x26] = CHPLAN_ENT(ETSI , 01, ETSI , 02),
[0x27] = CHPLAN_ENT(MKK , 04, MKK , 02),
[0x28] = CHPLAN_ENT(KCC , 01, KCC , 05),
[0x29] = CHPLAN_ENT(FCC , 01, FCC , 06),
[0x2A] = CHPLAN_ENT(FCC , 02, NA , 00),
[0x2B] = CHPLAN_ENT(IC , 02, IC , 33),
[0x2C] = CHPLAN_ENT(MKK , 02, NA , 00),
[0x2D] = CHPLAN_ENT(CHILE, 01, CHILE, 22),
[0x2E] = CHPLAN_ENT(WW , 03, WW , 37),
[0x2F] = CHPLAN_ENT(CHILE, 01, CHILE, 38),
[0x30] = CHPLAN_ENT(FCC , 01, FCC , 07),
[0x31] = CHPLAN_ENT(FCC , 01, FCC , 08),
[0x32] = CHPLAN_ENT(FCC , 01, FCC , 09),
[0x33] = CHPLAN_ENT(FCC , 01, FCC , 10),
[0x34] = CHPLAN_ENT(FCC , 03, FCC , 01),
[0x35] = CHPLAN_ENT(ETSI , 01, ETSI , 03),
[0x36] = CHPLAN_ENT(ETSI , 01, ETSI , 04),
[0x37] = CHPLAN_ENT(MKK , 04, MKK , 10),
[0x38] = CHPLAN_ENT(MKK , 04, MKK , 11),
[0x39] = CHPLAN_ENT(NCC , 03, NCC , 12),
[0x3A] = CHPLAN_ENT(ETSI , 02, ETSI , 02),
[0x3B] = CHPLAN_ENT(ACMA , 02, ACMA , 01),
[0x3C] = CHPLAN_ENT(ETSI , 02, ETSI , 10),
[0x3D] = CHPLAN_ENT(ETSI , 02, ETSI , 15),
[0x3E] = CHPLAN_ENT(KCC , 02, KCC , 03),
[0x3F] = CHPLAN_ENT(FCC , 03, FCC , 22),
[0x40] = CHPLAN_ENT(NCC , 03, NCC , 13),
[0x41] = CHPLAN_ENT(WW , 06, NA , 00),
[0x42] = CHPLAN_ENT(ETSI , 02, ETSI , 14),
[0x43] = CHPLAN_ENT(FCC , 03, FCC , 06),
[0x44] = CHPLAN_ENT(NCC , 03, NCC , 09),
[0x45] = CHPLAN_ENT(ACMA , 01, ACMA , 01),
[0x46] = CHPLAN_ENT(FCC , 03, FCC , 15),
[0x47] = CHPLAN_ENT(ETSI , 01, ETSI , 10),
[0x48] = CHPLAN_ENT(ETSI , 01, ETSI , 07),
[0x49] = CHPLAN_ENT(ETSI , 01, ETSI , 06),
[0x4A] = CHPLAN_ENT(IC , 03, IC , 33),
[0x4B] = CHPLAN_ENT(KCC , 02, KCC , 22),
[0x4C] = CHPLAN_ENT(FCC , 03, FCC , 28),
[0x4D] = CHPLAN_ENT(MEX , 02, MEX , 01),
[0x4E] = CHPLAN_ENT(ETSI , 02, ETSI , 42),
[0x4F] = CHPLAN_ENT(NA , 00, MKK , 43),
[0x50] = CHPLAN_ENT(ETSI , 01, ETSI , 16),
[0x51] = CHPLAN_ENT(ETSI , 01, ETSI , 09),
[0x52] = CHPLAN_ENT(ETSI , 01, ETSI , 17),
[0x53] = CHPLAN_ENT(NCC , 03, NCC , 18),
[0x54] = CHPLAN_ENT(ETSI , 01, ETSI , 15),
[0x55] = CHPLAN_ENT(FCC , 03, FCC , 01),
[0x56] = CHPLAN_ENT(ETSI , 01, ETSI , 19),
[0x57] = CHPLAN_ENT(FCC , 03, FCC , 20),
[0x58] = CHPLAN_ENT(MKK , 02, MKK , 14),
[0x59] = CHPLAN_ENT(ETSI , 01, ETSI , 21),
[0x5A] = CHPLAN_ENT(NA , 00, FCC , 44),
[0x5B] = CHPLAN_ENT(NA , 00, FCC , 45),
[0x5C] = CHPLAN_ENT(NA , 00, FCC , 43),
[0x5D] = CHPLAN_ENT(ETSI , 02, ETSI , 08),
[0x5E] = CHPLAN_ENT(ETSI , 02, ETSI , 03),
[0x5F] = CHPLAN_ENT(MKK , 02, MKK , 47),
[0x60] = CHPLAN_ENT(FCC , 03, FCC , 09),
[0x61] = CHPLAN_ENT(FCC , 02, FCC , 01),
[0x62] = CHPLAN_ENT(FCC , 02, FCC , 03),
[0x63] = CHPLAN_ENT(ETSI , 01, ETSI , 23),
[0x64] = CHPLAN_ENT(MKK , 02, MKK , 24),
[0x65] = CHPLAN_ENT(ETSI , 02, ETSI , 24),
[0x66] = CHPLAN_ENT(FCC , 03, FCC , 27),
[0x67] = CHPLAN_ENT(FCC , 03, FCC , 25),
[0x68] = CHPLAN_ENT(FCC , 02, FCC , 27),
[0x69] = CHPLAN_ENT(FCC , 02, FCC , 25),
[0x6A] = CHPLAN_ENT(ETSI , 02, ETSI , 25),
[0x6B] = CHPLAN_ENT(FCC , 01, FCC , 29),
[0x6C] = CHPLAN_ENT(FCC , 01, FCC , 26),
[0x6D] = CHPLAN_ENT(FCC , 02, FCC , 28),
[0x6E] = CHPLAN_ENT(FCC , 01, FCC , 25),
[0x6F] = CHPLAN_ENT(NA , 00, ETSI , 06),
[0x70] = CHPLAN_ENT(NA , 00, ETSI , 30),
[0x71] = CHPLAN_ENT(NA , 00, ETSI , 25),
[0x72] = CHPLAN_ENT(NA , 00, ETSI , 31),
[0x73] = CHPLAN_ENT(FCC , 01, FCC , 01),
[0x74] = CHPLAN_ENT(FCC , 02, FCC , 19),
[0x75] = CHPLAN_ENT(ETSI , 01, ETSI , 32),
[0x76] = CHPLAN_ENT(FCC , 02, FCC , 22),
[0x77] = CHPLAN_ENT(ETSI , 01, ETSI , 34),
[0x78] = CHPLAN_ENT(FCC , 03, FCC , 35),
[0x79] = CHPLAN_ENT(MKK , 02, MKK , 02),
[0x7A] = CHPLAN_ENT(ETSI , 02, ETSI , 28),
[0x7B] = CHPLAN_ENT(ETSI , 02, ETSI , 46),
[0x7C] = CHPLAN_ENT(ETSI , 02, ETSI , 47),
[0x7D] = CHPLAN_ENT(MKK , 04, MKK , 48),
[0x7E] = CHPLAN_ENT(MKK , 02, MKK , 48),
[0x7F] = CHPLAN_ENT(WW , 01, WW , 36),
};
const int RTW_ChannelPlanMap_size = sizeof(RTW_ChannelPlanMap) / sizeof(RTW_ChannelPlanMap[0]);
#endif /* USE_RTW_REGD */
u8 rtw_chplan_get_default_regd_2g(u8 id)
{
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
return phl_regulation_to_regd(rtw_phl_get_domain_regulation_2g(id));
#else
if (id < RTW_ChannelPlanMap_size)
return RTW_ChannelPlanMap[id].regd_2g;
return RTW_REGD_NA;
#endif
}
u8 rtw_chplan_get_default_regd_5g(u8 id)
{
#if CONFIG_IEEE80211_BAND_5GHZ
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
return phl_regulation_to_regd(rtw_phl_get_domain_regulation_5g(id));
#else
if (id < RTW_ChannelPlanMap_size)
return RTW_ChannelPlanMap[id].regd_5g;
#endif
#endif
return RTW_REGD_NA;
}
bool rtw_is_channel_plan_valid(u8 id)
{
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
if (rtw_phl_valid_regulation_domain(id))
return _TRUE;
else
return _FALSE;
#else
if (id < RTW_ChannelPlanMap_size) {
const struct chplan_ent_t *chplan_map = &RTW_ChannelPlanMap[id];
if (chplan_map->chd_2g != RTW_CHD_2G_INVALID
#if CONFIG_IEEE80211_BAND_5GHZ
&& chplan_map->chd_5g != RTW_CHD_5G_INVALID
#endif
)
return _TRUE;
}
return _FALSE;
#endif
}
bool rtw_regsty_is_excl_chs(struct registry_priv *regsty, u8 ch)
{
int i;
for (i = 0; i < MAX_CHANNEL_NUM_2G_5G; i++) {
if (regsty->excl_chs[i] == 0)
break;
if (regsty->excl_chs[i] == ch)
return _TRUE;
}
return _FALSE;
}
/*
* Search the @param ch in chplan by given @param id
* @id: the given channel plan id
* @ch: the given channel number
*
* return the index of channel_num in channel_set, -1 if not found
*/
static bool rtw_chplan_get_ch(u8 id, const u32 ch, u8 *flags)
{
u8 index, chan, attrib;
if (flags)
*flags = 0;
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
if (phl_info) {
struct rtw_regulation_chplan plan;
/* this function check for capability inside */
if (rtw_phl_query_specific_chplan(phl_info, id, &plan)) {
for (index = 0; index < plan.cnt; index++) {
if (plan.ch[index].band != BAND_ON_24G && plan.ch[index].band != BAND_ON_5G)
continue;
if (plan.ch[index].channel != ch)
continue;
if (flags) {
if (plan.ch[index].property & CH_PASSIVE)
*flags |= RTW_CHF_NO_IR;
if (plan.ch[index].property & CH_DFS)
*flags |= RTW_CHF_DFS;
}
return 1;
}
}
}
#else
#if CONFIG_IEEE80211_BAND_5GHZ
if (ch > 14) {
u8 chd_5g = RTW_ChannelPlanMap[id].chd_5g;
attrib = CH_LIST_ATTRIB(rtw_channel_def_5g[chd_5g]);
for (index = 0; index < CH_LIST_LEN(rtw_channel_def_5g[chd_5g]); index++) {
if (CH_LIST_CH(rtw_channel_def_5g[chd_5g], index) == ch) {
if (flags) {
if ((rtw_is_5g_band1(ch) && (attrib & CLA_5G_B1_PASSIVE)) /* band1 passive */
|| (rtw_is_5g_band2(ch) && (attrib & CLA_5G_B2_PASSIVE)) /* band2 passive */
|| (rtw_is_5g_band3(ch) && (attrib & CLA_5G_B3_PASSIVE)) /* band3 passive */
|| (rtw_is_5g_band4(ch) && (attrib & CLA_5G_B4_PASSIVE)) /* band4 passive */
)
*flags |= RTW_CHF_NO_IR;
if ((rtw_is_5g_band2(ch) && (attrib & CLA_5G_B2_DFS))
|| (rtw_is_5g_band3(ch) && (attrib & CLA_5G_B3_DFS))
|| (rtw_is_5g_band4(ch) && (attrib & CLA_5G_B4_DFS)))
*flags |= RTW_CHF_DFS;
}
return 1;
}
}
} else
#endif /* CONFIG_IEEE80211_BAND_5GHZ */
{
u8 chd_2g = RTW_ChannelPlanMap[id].chd_2g;
attrib = CH_LIST_ATTRIB(rtw_channel_def_2g[chd_2g]);
for (index = 0; index < CH_LIST_LEN(rtw_channel_def_2g[chd_2g]); index++) {
if (CH_LIST_CH(rtw_channel_def_2g[chd_2g], index) == ch) {
if (flags) {
if (ch >= 12 && ch <= 14 && (attrib & CLA_2G_12_14_PASSIVE))
*flags |= RTW_CHF_NO_IR;
}
return 1;
}
}
}
#endif /* defined(PHL_FEATURE_NIC) && !USE_RTW_REGD */
return 0;
}
#if CONFIG_IEEE80211_BAND_6GHZ
#if USE_RTW_REGD
enum rtw_chd_6g {
RTW_CHD_6G_INVALID = 0,
RTW_CHD_6G_00,
RTW_CHD_6G_01,
RTW_CHD_6G_02,
RTW_CHD_6G_03,
RTW_CHD_6G_04,
RTW_CHD_6G_05, /* 6G Worldwide */
RTW_CHD_6G_MAX,
RTW_CHD_6G_NULL = RTW_CHD_6G_00,
};
static const struct ch_list_t rtw_channel_def_6g[] = {
/* RTW_CHD_6G_INVALID */ CH_LIST_ENT(0, 0),
/* RTW_CHD_6G_00 */ CH_LIST_ENT(0, 0),
/* RTW_CHD_6G_01 */ CH_LIST_ENT(24, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 0),
/* RTW_CHD_6G_02 */ CH_LIST_ENT(6, 97, 101, 105, 109, 113, 117, 0),
/* RTW_CHD_6G_03 */ CH_LIST_ENT(18, 121, 125, 129, 133, 137, 141, 145, 149, 153, 157, 161, 165, 169, 173, 177, 181, 185, 189, 0),
/* RTW_CHD_6G_04 */ CH_LIST_ENT(11, 193, 197, 201, 205, 209, 213, 217, 221, 225, 229, 233, 0),
/* RTW_CHD_6G_05 */ CH_LIST_ENT(59, 1, 5, 9, 13, 17, 21, 25, 29, 33, 37, 41, 45, 49, 53, 57, 61, 65, 69, 73, 77, 81, 85, 89, 93, 97, 101, 105, 109, 113, 117, 121, 125, 129, 133, 137, 141, 145, 149, 153, 157, 161, 165, 169, 173, 177, 181, 185, 189, 193, 197, 201, 205, 209, 213, 217, 221, 225, 229, 233, CLA_6G_B1_PASSIVE | CLA_6G_B2_PASSIVE | CLA_6G_B3_PASSIVE | CLA_6G_B4_PASSIVE),
};
struct chplan_6g_ent_t {
u8 regd; /* value of enum rtw_regd */
u8 chd;
};
#define CHPLAN_6G_ENT(_regd, _chd) {.regd = RTW_REGD_##_regd, .chd = RTW_CHD_6G_##_chd}
#define CHPLAN_6G_ENT_NOT_DEFINED CHPLAN_6G_ENT(NA, INVALID)
static const struct chplan_6g_ent_t rtw_chplan_6g_map[] = {
[0x00] = CHPLAN_6G_ENT(NA , 00),
[0x01] = CHPLAN_6G_ENT(FCC , 01),
[0x02] = CHPLAN_6G_ENT(FCC , 02),
[0x03] = CHPLAN_6G_ENT(FCC , 03),
[0x04] = CHPLAN_6G_ENT(FCC , 04),
[0x7F] = CHPLAN_6G_ENT(WW , 05),
};
const int rtw_chplan_6g_map_size = sizeof(rtw_chplan_6g_map) / sizeof(rtw_chplan_6g_map[0]);
#endif /* USE_RTW_REGD */
u8 rtw_chplan_get_default_regd_6g(u8 id)
{
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
/* wait PHL ready */
return RTW_REGD_NA;
#else
if (id < rtw_chplan_6g_map_size)
return rtw_chplan_6g_map[id].regd;
return RTW_REGD_NA;
#endif
}
bool rtw_is_channel_plan_6g_valid(u8 id)
{
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
/* TODO: wait PHL ready */
return _FALSE;
#else
if (id < rtw_chplan_6g_map_size) {
const struct chplan_6g_ent_t *chplan_map = &rtw_chplan_6g_map[id];
if (chplan_map->chd != RTW_CHD_6G_INVALID)
return _TRUE;
}
return _FALSE;
#endif
}
bool rtw_regsty_is_excl_chs_6g(struct registry_priv *regsty, u8 ch)
{
int i;
for (i = 0; i < MAX_CHANNEL_NUM_6G; i++) {
if (regsty->excl_chs_6g[i] == 0)
break;
if (regsty->excl_chs_6g[i] == ch)
return _TRUE;
}
return _FALSE;
}
/*
* Search the @param ch in chplan by given @param id
* @id: the given channel plan id
* @ch: the given channel number
*
* return the index of channel_num in channel_set, -1 if not found
*/
static bool rtw_chplan_6g_get_ch(u8 id, const u32 ch, u8 *flags)
{
u8 index, chan, attrib;
u8 chd_6g;
if (flags)
*flags = 0;
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
if (phl_info) {
/* Wait PHL ready */
}
#else
chd_6g = rtw_chplan_6g_map[id].chd;
attrib = CH_LIST_ATTRIB(rtw_channel_def_6g[chd_6g]);
for (index = 0; index < CH_LIST_LEN(rtw_channel_def_6g[chd_6g]); index++) {
if (CH_LIST_CH(rtw_channel_def_6g[chd_6g], index) == ch) {
if (flags) {
if ((rtw_is_6g_band1(ch) && (attrib & CLA_6G_B1_PASSIVE)) /* band1 passive */
|| (rtw_is_6g_band2(ch) && (attrib & CLA_6G_B2_PASSIVE)) /* band2 passive */
|| (rtw_is_6g_band3(ch) && (attrib & CLA_6G_B3_PASSIVE)) /* band3 passive */
|| (rtw_is_6g_band4(ch) && (attrib & CLA_6G_B4_PASSIVE)) /* band4 passive */
)
*flags |= RTW_CHF_NO_IR;
}
return 1;
}
}
#endif
return 0;
}
#endif /* CONFIG_IEEE80211_BAND_6GHZ */
/*
* Check if the @param ch, bw, offset is valid for the given @param id, id_6g
* @ch_set: the given channel set
* @ch: the given channel number
* @bw: the given bandwidth
* @offset: the given channel offset
*
* return valid (1) or not (0)
*/
u8 rtw_chplan_is_chbw_valid(u8 id, u8 id_6g, enum band_type band, u8 ch, u8 bw, u8 offset
, bool allow_primary_passive, bool allow_passive, struct registry_priv *regsty)
{
u8 cch;
u8 *op_chs;
u8 op_ch_num;
u8 op_ch;
u8 valid = 0;
int i;
int ch_idx;
u8 flags;
#if CONFIG_IEEE80211_BAND_6GHZ
if (band == BAND_ON_6G)
goto exit;
#endif
cch = rtw_get_center_ch(ch, bw, offset); /* TODO: 6G */
if (!rtw_get_op_chs_by_cch_bw(cch, bw, &op_chs, &op_ch_num)) /* TODO: 6G */
goto exit;
for (i = 0; i < op_ch_num; i++) {
op_ch = *(op_chs + i);
if (0)
RTW_INFO("%u,%u,%u - cch:%u, bw:%u, op_ch:%u\n", ch, bw, offset, cch, bw, op_ch);
#if CONFIG_IEEE80211_BAND_6GHZ
if (band == BAND_ON_6G) {
if (!rtw_chplan_6g_get_ch(id_6g, op_ch, &flags)
|| (regsty && rtw_regsty_is_excl_chs_6g(regsty, op_ch) == _TRUE))
break;
} else
#endif
{
if (!rtw_chplan_get_ch(id, op_ch, &flags)
|| (regsty && rtw_regsty_is_excl_chs(regsty, op_ch) == _TRUE))
break;
}
if (flags & RTW_CHF_NO_IR) {
if (!allow_passive
|| (!allow_primary_passive && op_ch == ch))
break;
}
}
if (op_ch_num != 0 && i == op_ch_num)
valid = 1;
exit:
return valid;
}
const char *_regd_src_str[] = {
[REGD_SRC_RTK_PRIV] = "RTK_PRIV",
[REGD_SRC_OS] = "OS",
[REGD_SRC_NUM] = "UNKNOWN",
};
#if defined(PHL_FEATURE_NIC) && !USE_RTW_REGD
static u8 init_channel_set_from_rtk_priv(_adapter *adapter, RT_CHANNEL_INFO *channel_set)
{
struct dvobj_priv *dvobj = adapter_to_dvobj(adapter);
struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter);
struct registry_priv *regsty = adapter_to_regsty(adapter);
u8 ChannelPlan = rfctl->ChannelPlan;
struct rtw_regulation_chplan plan = {0};
u8 index, chanset_size = 0;
int i = 0;
_rtw_memset(channel_set, 0, sizeof(RT_CHANNEL_INFO) * MAX_CHANNEL_NUM);
/* Set and query channel plan from PHL*/
if (IS_ALPHA2_WORLDWIDE(rfctl->alpha2) || IS_ALPHA2_UNSPEC(rfctl->alpha2)) {
if (rtw_phl_regulation_set_domain(GET_PHL_INFO(dvobj), rfctl->ChannelPlan, REGU_RSN_DEFAULT) != true) {
RTW_WARN("rtw_phl_regulation_set_domain() != true\n");
goto exit;
}
#if CONFIG_IEEE80211_BAND_6GHZ && 0 /* Wait PHL ready */
/* set 6g domain code */
#endif
} else {
if (rtw_phl_regulation_set_country(GET_PHL_INFO(dvobj), rfctl->alpha2, REGU_RSN_DEFAULT) != true) {
RTW_WARN("rtw_phl_regulation_set_country() != true\n");
goto exit;
}
}
if (rtw_phl_regulation_query_chplan(GET_PHL_INFO(dvobj), REGULQ_CHPLAN_FULL, NULL, &plan) != true) {
RTW_WARN("rtw_phl_regulation_query_chplan() return false\n");
goto exit;
}
for (i = 0; i < plan.cnt; i++) {
if (rtw_regsty_is_excl_chs(regsty, plan.ch[i].channel) == _TRUE)
continue;
if (plan.ch[i].property & CH_DFS) {
#if CONFIG_DFS
channel_set[chanset_size].flags |= RTW_CHF_DFS;
#else
continue;
#endif
}
channel_set[chanset_size].band = plan.ch[i].band;
channel_set[chanset_size].ChannelNum = plan.ch[i].channel;
if (plan.ch[i].property & CH_PASSIVE)
channel_set[chanset_size].flags |= RTW_CHF_NO_IR;
if (channel_set[chanset_size].flags & RTW_CHF_NO_IR) {
if (!rtw_rfctl_reg_allow_beacon_hint(rfctl) || !rtw_chinfo_allow_beacon_hint(&channel_set[chanset_size]))
RTW_INFO("band:%s ch%u is NO_IR%s while beacon hint not allowed\n"
, band_str(plan.ch[i].band), plan.ch[i].channel, plan.ch[i].property & CH_DFS ? " DFS" : "");
}
chanset_size++;
}
#ifdef CONFIG_DFS_MASTER
for (i = 0; i < chanset_size; i++)
channel_set[i].non_ocp_end_time = rtw_get_current_time();
#endif
exit:
if (chanset_size)
RTW_INFO(FUNC_ADPT_FMT" ch num:%d\n", FUNC_ADPT_ARG(adapter), chanset_size);
else
RTW_WARN(FUNC_ADPT_FMT" final chset has no channel\n", FUNC_ADPT_ARG(adapter));
return chanset_size;
}
#else
static u8 init_channel_set_from_rtk_priv_2g_5g(_adapter *adapter, RT_CHANNEL_INFO *channel_set, u8 *ch_num)
{
struct dvobj_priv *dvobj = adapter_to_dvobj(adapter);
struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter);
struct registry_priv *regsty = adapter_to_regsty(adapter);
u8 chplan = rfctl->ChannelPlan;
u8 index, chanset_size = *ch_num;
u8 b5GBand = _FALSE, b2_4GBand = _FALSE;
u8 ch, attrib;
if (!rtw_is_channel_plan_valid(chplan)) {
RTW_ERR(FUNC_ADPT_FMT" invalid chplan:0x%02X\n", FUNC_ADPT_ARG(adapter), chplan);
goto exit;
}
RTW_INFO(FUNC_ADPT_FMT" chplan:0x%02X\n", FUNC_ADPT_ARG(adapter), chplan);
if (is_supported_24g(regsty->band_type) && rtw_hw_chk_band_cap(dvobj, BAND_CAP_2G))
b2_4GBand = _TRUE;
if (is_supported_5g(regsty->band_type) && rtw_hw_chk_band_cap(dvobj, BAND_CAP_5G))
b5GBand = _TRUE;
if (b2_4GBand) {
u8 chd_2g = RTW_ChannelPlanMap[chplan].chd_2g;
attrib = CH_LIST_ATTRIB(rtw_channel_def_2g[chd_2g]);
for (index = 0; index < CH_LIST_LEN(rtw_channel_def_2g[chd_2g]); index++) {
ch = CH_LIST_CH(rtw_channel_def_2g[chd_2g], index);
if (rtw_regsty_is_excl_chs(regsty, ch) == _TRUE)
continue;
if (chanset_size >= MAX_CHANNEL_NUM) {
RTW_WARN("chset size can't exceed MAX_CHANNEL_NUM(%u)\n", MAX_CHANNEL_NUM);
break;
}
channel_set[chanset_size].band = BAND_ON_24G;
channel_set[chanset_size].ChannelNum = ch;
if (ch >= 12 && ch <= 14 && (attrib & CLA_2G_12_14_PASSIVE))
channel_set[chanset_size].flags |= RTW_CHF_NO_IR;
if (channel_set[chanset_size].flags & RTW_CHF_NO_IR) {
if (!rtw_rfctl_reg_allow_beacon_hint(rfctl) || !rtw_chinfo_allow_beacon_hint(&channel_set[chanset_size]))
RTW_INFO("band:%s ch%u is NO_IR while beacon hint not allowed\n", band_str(BAND_ON_24G), ch);
}
chanset_size++;
}
}
#if CONFIG_IEEE80211_BAND_5GHZ
if (b5GBand) {
bool dfs;
u8 chd_5g = RTW_ChannelPlanMap[chplan].chd_5g;
attrib = CH_LIST_ATTRIB(rtw_channel_def_5g[chd_5g]);
for (index = 0; index < CH_LIST_LEN(rtw_channel_def_5g[chd_5g]); index++) {
ch = CH_LIST_CH(rtw_channel_def_5g[chd_5g], index);
if (rtw_regsty_is_excl_chs(regsty, ch) == _TRUE)
continue;
dfs = (rtw_is_5g_band2(ch) && (attrib & CLA_5G_B2_DFS))
|| (rtw_is_5g_band3(ch) && (attrib & CLA_5G_B3_DFS))
|| (rtw_is_5g_band4(ch) && (attrib & CLA_5G_B4_DFS));
#if !CONFIG_DFS
if (dfs)
continue;
#endif
if (chanset_size >= MAX_CHANNEL_NUM) {
RTW_WARN("chset size can't exceed MAX_CHANNEL_NUM(%u)\n", MAX_CHANNEL_NUM);
break;
}
channel_set[chanset_size].band = BAND_ON_5G;
channel_set[chanset_size].ChannelNum = ch;
if ((rtw_is_5g_band1(ch) && (attrib & CLA_5G_B1_PASSIVE)) /* band1 passive */
|| (rtw_is_5g_band2(ch) && (attrib & CLA_5G_B2_PASSIVE)) /* band2 passive */
|| (rtw_is_5g_band3(ch) && (attrib & CLA_5G_B3_PASSIVE)) /* band3 passive */
|| (rtw_is_5g_band4(ch) && (attrib & CLA_5G_B4_PASSIVE)) /* band4 passive */
)
channel_set[chanset_size].flags |= RTW_CHF_NO_IR;
if (dfs)
channel_set[chanset_size].flags |= RTW_CHF_DFS;
if (channel_set[chanset_size].flags & RTW_CHF_NO_IR) {
if (!rtw_rfctl_reg_allow_beacon_hint(rfctl) || !rtw_chinfo_allow_beacon_hint(&channel_set[chanset_size]))
RTW_INFO("band:%s ch%u is NO_IR%s while beacon hint not allowed\n", band_str(BAND_ON_5G), ch, dfs ? " DFS" : "");
}
chanset_size++;
}
}
#endif /* CONFIG_IEEE80211_BAND_5GHZ */
exit:
*ch_num = chanset_size;
return chanset_size;
}
#if CONFIG_IEEE80211_BAND_6GHZ
static u8 init_channel_set_from_rtk_priv_6g(_adapter *adapter, RT_CHANNEL_INFO *channel_set, u8 *ch_num)
{
struct dvobj_priv *dvobj = adapter_to_dvobj(adapter);
struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter);
struct registry_priv *regsty = adapter_to_regsty(adapter);
u8 chplan_6g = rfctl->chplan_6g;
u8 index, chanset_size = *ch_num;
bool band_6g = _FALSE;
u8 chd_6g;
u8 ch, attrib;
if (!rtw_is_channel_plan_6g_valid(chplan_6g)) {
RTW_ERR(FUNC_ADPT_FMT" invalid chplan_6g:0x%02X\n", FUNC_ADPT_ARG(adapter), chplan_6g);
goto exit;
}
RTW_INFO(FUNC_ADPT_FMT" chplan_6g:0x%02X\n", FUNC_ADPT_ARG(adapter), chplan_6g);
if (is_supported_6g(regsty->band_type) && rtw_hw_chk_band_cap(dvobj, BAND_CAP_6G))
band_6g = _TRUE;
if (!band_6g)
goto exit;
chd_6g = rtw_chplan_6g_map[chplan_6g].chd;
attrib = CH_LIST_ATTRIB(rtw_channel_def_6g[chd_6g]);
for (index = 0; index < CH_LIST_LEN(rtw_channel_def_6g[chd_6g]); index++) {
ch = CH_LIST_CH(rtw_channel_def_6g[chd_6g], index);
if (rtw_regsty_is_excl_chs_6g(regsty, ch) == _TRUE)
continue;
if (chanset_size >= MAX_CHANNEL_NUM) {
RTW_WARN("chset size can't exceed MAX_CHANNEL_NUM(%u)\n", MAX_CHANNEL_NUM);
break;
}
channel_set[chanset_size].band = BAND_ON_6G;
channel_set[chanset_size].ChannelNum = ch;
if ((rtw_is_6g_band1(ch) && (attrib & CLA_6G_B1_PASSIVE)) /* band1 passive */
|| (rtw_is_6g_band2(ch) && (attrib & CLA_6G_B2_PASSIVE)) /* band2 passive */
|| (rtw_is_6g_band3(ch) && (attrib & CLA_6G_B3_PASSIVE)) /* band3 passive */
|| (rtw_is_6g_band4(ch) && (attrib & CLA_6G_B4_PASSIVE)) /* band4 passive */
)
channel_set[chanset_size].flags |= RTW_CHF_NO_IR;
chanset_size++;
}
exit:
*ch_num = chanset_size;
return chanset_size;
}
#endif /* CONFIG_IEEE80211_BAND_6GHZ */
static u8 init_channel_set_from_rtk_priv(_adapter *adapter, RT_CHANNEL_INFO *channel_set)
{
u8 chanset_size = 0;
#ifdef CONFIG_DFS_MASTER
int i;
#endif
_rtw_memset(channel_set, 0, sizeof(RT_CHANNEL_INFO) * MAX_CHANNEL_NUM);
init_channel_set_from_rtk_priv_2g_5g(adapter, channel_set, &chanset_size);
#if CONFIG_IEEE80211_BAND_6GHZ
init_channel_set_from_rtk_priv_6g(adapter, channel_set, &chanset_size);
#endif
#ifdef CONFIG_DFS_MASTER
for (i = 0; i < chanset_size; i++)
channel_set[i].non_ocp_end_time = rtw_get_current_time();
#endif
if (chanset_size)
RTW_INFO(FUNC_ADPT_FMT" ch num:%d\n", FUNC_ADPT_ARG(adapter), chanset_size);
else
RTW_WARN(FUNC_ADPT_FMT" final chset has no channel\n", FUNC_ADPT_ARG(adapter));
return chanset_size;
}
#endif /* defined(PHL_FEATURE_NIC) && !USE_RTW_REGD */
u8 init_channel_set(_adapter *adapter)
{
struct rf_ctl_t *rfctl = adapter_to_rfctl(adapter);