This repository contains all the structural/behavioural modelled VHDL design files created using Quartus for all the projects done in this course.
The hardware used for this course was Krypton Development Board with Intel (Formerly Altera) MAX V CPLD, provided by WEL, IIT Bombay.