Skip to content

Pull requests: pulp-platform/riscv-dbg

New pull request New
6 Open 95 Closed
6 Open 95 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Verilatable jtag_test module
#175 opened Nov 13, 2024 by Scheremo • Draft
WIP: Add a simpler version of the driver compatible with Verilator 5.020 enhancement New feature or request
#167 opened Jul 5, 2024 by thommythomaso • Draft
@thommythomaso
2
fix bugs for nrharts
#164 opened Jun 10, 2024 by LuisDonatien Loading…
2
remedy endless feedback loop
#102 opened Dec 13, 2020 by majbthrd Loading…
8
Fix for issue #58
#85 opened Oct 8, 2020 by Silabs-ArjanB Loading…
2
7
Make DM support CPU with bus width different from core data width
#83 opened Oct 7, 2020 by JeanRochCoulon Loading…
6
ProTip! Add no:assignee to see everything that’s not assigned.