-
Notifications
You must be signed in to change notification settings - Fork 28
/
Bender.yml
130 lines (118 loc) · 4.28 KB
/
Bender.yml
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
# Copyright 2023 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51
# Authors:
# - Thomas Benz <tbenz@iis.ee.ethz.ch>
package:
name: idma
authors:
- "Thomas Benz <tbenz@iis.ee.ethz.ch>" # current maintainer
- "Michael Rogenmoser <michaero@iis.ee.ethz.ch>"
- "Tobias Senti <tsenti@ethz.ch>"
- "Axel Vanoni <axvanoni@ethz.ch>"
dependencies:
axi: { git: "https://github.com/pulp-platform/axi.git", version: 0.39.1 }
axi_stream: { git: "https://github.com/pulp-platform/axi_stream.git", version: 0.1.1 }
common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.33.0 }
common_verification: { git: "https://github.com/pulp-platform/common_verification.git", version: 0.2.3 }
register_interface: { git: "https://github.com/pulp-platform/register_interface.git", version: 0.4.3 }
obi: { git: "https://github.com/pulp-platform/obi.git", version: 0.1.2 }
export_include_dirs:
- src/include
- target/rtl/include
- test
sources:
# Source files grouped in levels. Files in level 0 have no dependencies on files in this
# package. Files in level 1 only depend on files in level 0, files in level 2 on files in
# levels 1 and 0, etc. Files within a level are ordered alphabetically.
- target: rtl
files:
# Level 0
- src/idma_pkg.sv
# Level 1
- src/backend/idma_axil_read.sv
- src/backend/idma_axil_write.sv
- src/backend/idma_axi_read.sv
- src/backend/idma_axi_write.sv
- src/backend/idma_axis_read.sv
- src/backend/idma_axis_write.sv
- src/backend/idma_channel_coupler.sv
- src/backend/idma_dataflow_element.sv
- src/backend/idma_error_handler.sv
- src/backend/idma_init_read.sv
- src/backend/idma_init_write.sv
- src/backend/idma_legalizer_page_splitter.sv
- src/backend/idma_legalizer_pow2_splitter.sv
- src/backend/idma_obi_read.sv
- src/backend/idma_obi_write.sv
- src/backend/idma_tilelink_read.sv
- src/backend/idma_tilelink_write.sv
# Generated content
- target: rtl
files:
- target/rtl/idma_generated.sv
# Midends
- target: rtl
files:
# Level 0
- src/midend/idma_mp_dist_midend.sv
- src/midend/idma_mp_split_midend.sv
- src/midend/idma_nd_midend.sv
- src/midend/idma_rt_midend.sv
# RISC-V opcode package for ooc use of inst64
- target: all(rtl,snitch_cluster)
files:
# Level 0
- src/frontend/inst64/idma_inst64_snitch_pkg.sv
# Frontends
- target: rtl
files:
# Level 0
- src/frontend/desc64/idma_desc64_ar_gen.sv
- src/frontend/desc64/idma_desc64_ar_gen_prefetch.sv
- src/frontend/desc64/idma_desc64_reader.sv
- src/frontend/desc64/idma_desc64_reader_gater.sv
- src/frontend/desc64/idma_desc64_reshaper.sv
- src/frontend/idma_transfer_id_gen.sv
- target: snitch_cluster
files:
- src/frontend/inst64/idma_inst64_events.sv
# Level 1
- src/frontend/desc64/idma_desc64_reg_wrapper.sv
- target: snitch_cluster
files:
- src/frontend/inst64/idma_inst64_top.sv
# Level 2
- src/frontend/desc64/idma_desc64_top.sv
# Synthesis wrappers
- target: synth
files:
# Level 0
- src/frontend/desc64/idma_desc64_synth_pkg.sv
- src/midend/idma_mp_midend_synth_pkg.sv
- src/midend/idma_nd_midend_synth.sv
- src/midend/idma_rt_midend_synth_pkg.sv
# Level 1
- src/frontend/desc64/idma_desc64_synth.sv
- src/midend/idma_mp_midend_synth.sv
- src/midend/idma_rt_midend_synth.sv
# Testbenches
- target: idma_test
files:
# Level 0
- test/idma_intf.sv
- test/idma_test.sv
# Level 1
- test/frontend/tb_idma_desc64_top.sv
- test/frontend/tb_idma_desc64_bench.sv
- test/future/idma_tb_per2axi.sv
- test/future/TLToAXI4.v
- test/midend/tb_idma_nd_midend.sv
- test/midend/tb_idma_rt_midend.sv
# Level 2
- test/future/idma_obi2axi_bridge.sv
- test/future/idma_tilelink2axi_bridge.sv
# Generated content
- target: idma_test
files:
- target/rtl/tb_idma_generated.sv