File tree 1 file changed +3
-2
lines changed
1 file changed +3
-2
lines changed Original file line number Diff line number Diff line change @@ -98,7 +98,7 @@ module axi_rt_unit #(
98
98
typedef logic [NumRegionWidth- 1 : 0 ] region_idx_t ;
99
99
100
100
// internal buses
101
- axi_req_t iso_req, cut_req, fwd_req;
101
+ axi_req_t iso_req, cut_req, fwd_req, mux_req ;
102
102
axi_resp_t iso_resp, cut_resp, fwd_resp, mux_resp;
103
103
104
104
// number of bytes transferred via one ax
@@ -233,7 +233,7 @@ module axi_rt_unit #(
233
233
.clk_i,
234
234
.rst_ni,
235
235
.len_limit_i,
236
- .slv_req_i ( iso_req ),
236
+ .slv_req_i ( mux_req ),
237
237
.slv_resp_o ( mux_resp ),
238
238
.mst_req_o ( cut_req ),
239
239
.mst_resp_i ( cut_resp )
@@ -364,6 +364,7 @@ module axi_rt_unit #(
364
364
assign mst_req_o = rt_bypassed_q ? iso_req : fwd_req;
365
365
assign fwd_resp = rt_bypassed_q ? '0 : mst_resp_i;
366
366
assign iso_resp = rt_bypassed_q ? mst_resp_i : mux_resp;
367
+ assign mux_req = rt_bypassed_q ? '0 : iso_req;
367
368
368
369
endmodule
369
370
You can’t perform that action at this time.
0 commit comments