Skip to content

Commit 5e85c7e

Browse files
committed
rt_unit: Properly mux signals
1 parent ddf0d96 commit 5e85c7e

File tree

1 file changed

+3
-2
lines changed

1 file changed

+3
-2
lines changed

src/axi_rt_unit.sv

+3-2
Original file line numberDiff line numberDiff line change
@@ -98,7 +98,7 @@ module axi_rt_unit #(
9898
typedef logic[NumRegionWidth-1:0] region_idx_t;
9999

100100
// internal buses
101-
axi_req_t iso_req, cut_req, fwd_req;
101+
axi_req_t iso_req, cut_req, fwd_req, mux_req;
102102
axi_resp_t iso_resp, cut_resp, fwd_resp, mux_resp;
103103

104104
// number of bytes transferred via one ax
@@ -233,7 +233,7 @@ module axi_rt_unit #(
233233
.clk_i,
234234
.rst_ni,
235235
.len_limit_i,
236-
.slv_req_i ( iso_req ),
236+
.slv_req_i ( mux_req ),
237237
.slv_resp_o ( mux_resp ),
238238
.mst_req_o ( cut_req ),
239239
.mst_resp_i ( cut_resp )
@@ -364,6 +364,7 @@ module axi_rt_unit #(
364364
assign mst_req_o = rt_bypassed_q ? iso_req : fwd_req;
365365
assign fwd_resp = rt_bypassed_q ? '0 : mst_resp_i;
366366
assign iso_resp = rt_bypassed_q ? mst_resp_i : mux_resp;
367+
assign mux_req = rt_bypassed_q ? '0 : iso_req;
367368

368369
endmodule
369370

0 commit comments

Comments
 (0)