Skip to content
View pranav0x2212's full-sized avatar
🚀
Building
🚀
Building

Highlights

  • Pro

Block or report pranav0x2212

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
pranav0x2212/README.md

Hi, I'm Pranav M

open hardware and RISC-V enthusiast.

i work on CPUs, microarchitecture, and memory systems —
mostly in bluespec, verilog, and sometimes rust.

interested in processing-in-memory and near-memory computing.


open source all the way — always down to chat RISC-V, digital design, or memory systems.

Pinned Loading

  1. Specula Specula Public

    Specula is a Out-of-Order RISC-V RV32I core featuring basic Dynamic Scheduling and Register Renaming. Designed for simulation (WIP)

    Bluespec 2

  2. Aetheron Aetheron Public

    Aetheron is a minimal RISC-V SoC using a TileLink-lite interconnect and basic peripherals that can run bare metal C programs

    Bluespec 2

  3. Aletheia Aletheia Public

    Aletheia is an experimental framework for exploring processing-near-memory concepts and data-local computation on commodity hardware.

    Rust 5

  4. Herald Herald Public

    Herald is a CORDIC-based math coprocessor that adds fast trigonometric and MAC operations to the Arduino Uno (Designed for Tapeout).

    Python

  5. Chorion Chorion Public

    Chorion is a hardware implementation of ChaCha20 on PYNQ-Z2

    SystemVerilog

  6. Resona Resona Public

    Resona is a RISC-V DSP simulator with support for the RV32I base and 'P' (DSP) extension

    Assembly 3