We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b31497e commit 62d6e18Copy full SHA for 62d6e18
tlv_lib/tiny_tapeout_lib.tlv
@@ -70,7 +70,7 @@
70
endmodule
71
'])
72
\SV
73
- m4_include_lib(['https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/a069f1e4e19adc829b53237b3e0b5d6763dc3194/tlv_lib/fpga_includes.tlv'])
+ m4_include_lib(['https://raw.githubusercontent.com/os-fpga/Virtual-FPGA-Lab/b31497efd986ebf6cab7da96d34b2b923a475950/tlv_lib/fpga_includes.tlv'])
74
75
// Map TT I/Os to Virtual Lab.
76
\TLV tt_connections()
0 commit comments