Skip to content

V&V Plan: Adding contribution about Verification with model-based simulation (Sec 5.3) #32

@alexn84

Description

@alexn84

approach/methodology (URO & TWT): Usage of SysML and SystemC for modelling (especially URO will performing performance estimation of the future hardware)

Metadata

Metadata

Assignees

Type

No type

Projects

No projects

Relationships

None yet

Development

No branches or pull requests

Issue actions