We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
In the following netlist, A and B0 both should be connected to the output:
A
B0
{"modules":{"module":{"ports":{"A":{"direction":"input","bits":[0]},"B":{"direction":"input","bits":[0,1]},"Y":{"direction":"output","bits":[0]}},"cells":{}}}}
but they are not! Instead, B is floating:
B
A more correct rendering would be something like this:
Interestingly removing the second wire from B properly connects everything:
{"modules":{"module":{"ports":{"A":{"direction":"input","bits":[0]},"B":{"direction":"input","bits":[0]},"Y":{"direction":"output","bits":[0]}},"cells":{}}}}
Thus, this appears to be a bug at the intersection of split nodes and shorts.
The text was updated successfully, but these errors were encountered:
Good catch! When I added hyper edge support I did not consider splits and joins and vice versa.
Sorry, something went wrong.
No branches or pull requests
In the following netlist,
A
andB0
both should be connected to the output:but they are not! Instead,
B
is floating:A more correct rendering would be something like this:
Interestingly removing the second wire from
B
properly connects everything:Thus, this appears to be a bug at the intersection of split nodes and shorts.
The text was updated successfully, but these errors were encountered: