Skip to content

Commit f6a3cee

Browse files
committed
ENH: Add --initcost option to BBRegister
1 parent a6f5218 commit f6a3cee

File tree

2 files changed

+7
-1
lines changed

2 files changed

+7
-1
lines changed

nipype/interfaces/freesurfer/preprocess.py

Lines changed: 3 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1159,6 +1159,8 @@ class BBRegisterInputSpec(FSTraitedSpec):
11591159
desc="write the transformation matrix in LTA format")
11601160
registered_file = traits.Either(traits.Bool, File, argstr='--o %s',
11611161
desc='output warped sourcefile either True or filename')
1162+
init_cost_file = traits.Either(traits.Bool, File, argstr='--initcost %s',
1163+
desc='output initial registration cost file')
11621164

11631165

11641166
class BBRegisterInputSpec6(BBRegisterInputSpec):
@@ -1175,6 +1177,7 @@ class BBRegisterOutputSpec(TraitedSpec):
11751177
out_fsl_file = File(desc='Output FLIRT-style registration file')
11761178
out_lta_file = File(desc='Output LTA-style registration file')
11771179
min_cost_file = File(exists=True, desc='Output registration minimum cost file')
1180+
init_cost_file = File(exists=True, desc='Output initial registration cost file')
11781181
registered_file = File(desc='Registered and resampled source file')
11791182

11801183

nipype/interfaces/freesurfer/tests/test_BBRegister.py

Lines changed: 4 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,7 @@ def test_BBRegister_inputs():
1212
fsldof=dict(argstr='--fsl-dof %d',),
1313
ignore_exception=dict(nohash=True, usedefault=True,),
1414
init=dict(argstr='--init-%s', mandatory=True, xor=['init_reg_file'],),
15+
init_cost_file=dict(argstr='--initcost %s',),
1516
init_reg_file=dict(argstr='--init-reg %s', mandatory=True, xor=['init'],),
1617
intermediate_file=dict(argstr='--int %s',),
1718
out_fsl_file=dict(argstr='--fslmat %s',),
@@ -36,6 +37,7 @@ def test_BBRegister_inputs():
3637
ignore_exception=dict(nohash=True, usedefault=True,),
3738
init=dict(argstr='--init-%s', xor=['init_reg_file'],),
3839
init_reg_file=dict(argstr='--init-reg %s', xor=['init'],),
40+
init_cost_file=dict(argstr='--initcost %s',),
3941
intermediate_file=dict(argstr='--int %s',),
4042
out_fsl_file=dict(argstr='--fslmat %s',),
4143
out_lta_file=dict(argstr='--lta %s', min_ver='5.2.0',),
@@ -62,7 +64,8 @@ def test_BBRegister_inputs():
6264

6365

6466
def test_BBRegister_outputs():
65-
output_map = dict(min_cost_file=dict(),
67+
output_map = dict(init_cost_file=dict(),
68+
min_cost_file=dict(),
6669
out_fsl_file=dict(),
6770
out_lta_file=dict(),
6871
out_reg_file=dict(),

0 commit comments

Comments
 (0)