-
Notifications
You must be signed in to change notification settings - Fork 0
/
barriers.h
60 lines (49 loc) · 1.65 KB
/
barriers.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
/* Copyright (C) 2015 Goswin von Brederlow <goswin-v-b@web.de>
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*/
/*
* Barrieris for the Raspberry Pi
*/
#ifndef KERNEL_BARRIERS_H
#define KERNEL_BARRIERS_H 1
/*
* Data memory barrier
* No memory access after the DMB can run until all memory accesses
* before it have completed.
*/
static inline void data_memory_barrier(void) {
// RPi
// asm volatile("mcr p15, #0, %[zero], c7, c10, #5"
// : : [zero]"r"(0));
// RPi2
asm volatile ("dmb" ::: "memory");
}
static inline void instruction_barrier(void) {
asm volatile ("isb" ::: "memory");
}
static inline void data_sync_barrier(void) {
asm volatile ("dsb" ::: "memory");
}
/*
* Clean and invalidate entire cache
* Flush pending writes to main memory
* Remove all data in data cache
*/
static inline void flush_cache(void) {
// RPi
// asm volatile("mcr p15, #0, %[zero], c7, c14, #0"
// : : [zero]"r"(0));
// RPi2
// FIXME
}
#endif // #ifndef KERNEL_BARRIERS_H