@@ -129,7 +129,7 @@ static inline __always_inline void dispatch_single_irq(timer_dev *dev,
129
129
void (* handler )(void ) = dev -> handlers [iid ];
130
130
if (handler ) {
131
131
handler ();
132
- regs -> SR & = ~irq_mask ;
132
+ regs -> SR = ~irq_mask ;
133
133
}
134
134
}
135
135
}
@@ -165,7 +165,7 @@ static inline __always_inline void dispatch_adv_trg_com(timer_dev *dev) {
165
165
handle_irq (dsr , TIMER_SR_TIF , hs , TIMER_TRG_INTERRUPT , handled );
166
166
handle_irq (dsr , TIMER_SR_COMIF , hs , TIMER_COM_INTERRUPT , handled );
167
167
168
- regs -> SR & = ~handled ;
168
+ regs -> SR = ~handled ;
169
169
}
170
170
171
171
static inline __always_inline void dispatch_adv_cc (timer_dev * dev ) {
@@ -179,7 +179,7 @@ static inline __always_inline void dispatch_adv_cc(timer_dev *dev) {
179
179
handle_irq (dsr , TIMER_SR_CC2IF , hs , TIMER_CC2_INTERRUPT , handled );
180
180
handle_irq (dsr , TIMER_SR_CC1IF , hs , TIMER_CC1_INTERRUPT , handled );
181
181
182
- regs -> SR & = ~handled ;
182
+ regs -> SR = ~handled ;
183
183
}
184
184
185
185
static inline __always_inline void dispatch_general (timer_dev * dev ) {
@@ -195,7 +195,7 @@ static inline __always_inline void dispatch_general(timer_dev *dev) {
195
195
handle_irq (dsr , TIMER_SR_CC1IF , hs , TIMER_CC1_INTERRUPT , handled );
196
196
handle_irq (dsr , TIMER_SR_UIF , hs , TIMER_UPDATE_INTERRUPT , handled );
197
197
198
- regs -> SR & = ~handled ;
198
+ regs -> SR = ~handled ;
199
199
}
200
200
201
201
/* On F1 (XL-density), F2, and F4, TIM9 and TIM12 are restricted
@@ -211,7 +211,7 @@ static inline __always_inline void dispatch_tim_9_12(timer_dev *dev) {
211
211
handle_irq (dsr , TIMER_SR_CC1IF , hs , TIMER_CC1_INTERRUPT , handled );
212
212
handle_irq (dsr , TIMER_SR_UIF , hs , TIMER_UPDATE_INTERRUPT , handled );
213
213
214
- regs -> SR & = ~handled ;
214
+ regs -> SR = ~handled ;
215
215
}
216
216
217
217
/* On F1 (XL-density), F2, and F4, timers 10, 11, 13, and 14 are
@@ -225,7 +225,7 @@ static inline __always_inline void dispatch_tim_10_11_13_14(timer_dev *dev) {
225
225
handle_irq (dsr , TIMER_SR_CC1IF , hs , TIMER_CC1_INTERRUPT , handled );
226
226
handle_irq (dsr , TIMER_SR_UIF , hs , TIMER_UPDATE_INTERRUPT , handled );
227
227
228
- regs -> SR & = ~handled ;
228
+ regs -> SR = ~handled ;
229
229
}
230
230
231
231
static inline __always_inline void dispatch_basic (timer_dev * dev ) {
0 commit comments