Skip to content

Commit ab22708

Browse files
Update edgeconnector.md
spelling
1 parent 16f1c90 commit ab22708

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

hardware/edgeconnector.md

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -231,10 +231,10 @@ These key GPIO parameters are transcribed directly from Section 6, 7 and 8 of th
231231
| VOL,HDH | Voltage Output Low, high drive, 5 mA, VDD ≥ 2.7 | 6.8.3 | VSS | VSS +0.4 |
232232
| VOL,HDL | Voltage Output Low, high drive, 3mA, VDD ≥ 1.7 | 6.8.3 | VSS | VSS +0.4 |
233233
| VOH,SD | Voltage Output High, standard drive,0.5 mA, VDD ≥ 1.7 | 6.8.3 | VDD -0.4 | VDD |
234-
| VOL,HDH | Voltage Output How, high drive, 5 mA, VDD ≥ 2.7 | 6.8.3 | VDD -0.4 | VDD |
235-
| VOL,HDL | Voltage Output How, high drive, 3mA, VDD ≥ 1.7 | 6.8.3 | VDD -0.4 | VDD |
236-
| VIL | Input voltage for logic low | 6.8.3 | VSS | 0.3*VDD |
237-
| VIH | Input voltage for logic high | 6.8.3 | 0.7*VDD | VDD |
234+
| VOL,HDH | Voltage Output High, high drive, 5 mA, VDD ≥ 2.7 | 6.8.3 | VDD -0.4 | VDD |
235+
| VOL,HDL | Voltage Output High, high drive, 3mA, VDD ≥ 1.7 | 6.8.3 | VDD -0.4 | VDD |
236+
| VIL | Input voltage for logic low | 6.8.3 | VSS | 0.3 * VDD |
237+
| VIH | Input voltage for logic high | 6.8.3 | 0.7 * VDD | VDD |
238238
| xxx | Max source current from IO pin | TBC | -- | TBC |
239239
| xxx | Max sink current into IO pin | TBC | -- | TBC |
240240
| VIO≤3.6 | Tolerable pin voltages for IO pin with VDD ≤3.6 | 9 | -0.3V | VDD+0.3 |

0 commit comments

Comments
 (0)